西安交通大学电子与信息工程学院,西安,710049
网络首发:2008-12-10,
纸质出版:2008
移动端阅览
杨骁, 陈贵灿, 程军, 等. 一种新型级联ΣΔ调制器系统结构[J]. 西安交通大学学报, 2008,42(12):1541-1545.
杨骁, 陈贵灿, 程军, et al. A Novel Cascade ΣΔ Modulator Architecture[J]. 2008, 42(12): 1541-1545.
针对传统高阶级联ΣΔ调制器结构电路复杂和对运算放大器的增益和线性度要求较高的缺点
提出了一种新型的2-3两级5阶多位量化器级联ΣΔ调制器系统结构.该结构的第1级采用2阶多位量化器的低失真ΣΔ调制器结构
减小了运算放大器的非线性有限增益对调制器性能的影响.第2级采用信号传递函数等于单位增益的单环3阶ΣΔ调制器
而不是传统级联结构中1阶或2阶ΣΔ调制器
降低了电路的复杂程度.系统仿真结果表明:在最大增益为70 dB的非线性运算放大器增益、±0.2%的随机数模转换误差的非理想条件下
该调制器的最大信号噪声失真比能够达到95 dB.
In order to overcome the disadvantages that the conventional cascade ΣΔ modulator architecture is sensitive to the nonlinear finite operational amplifier(OPAMP)gain and that its circuit is complex
a novel 2-3 two stages fifth-order multi-bit cascade ΣΔ modulator architecture is proposed. The first stage of the proposed ΣΔ modulator architecture employs a second-order multi-bit low-distortion ΣΔ modulator that can reduce the effects of the nonlinear finite OPAMP gain. The second stage employs a single-loop third-order ΣΔ modulator with a unity-gain signal transfer function instead of the conventional first-order or second-order modulators that can reduce the complexity of the circuit. Simulation results show that the signal-to-noise-plus-distortion ratio of the modulator can achieve 95 dB with a maximum gain of 70 dB for the nonlinear OPAMP and a random error of ±0.2% for the digital-to-analog converter.
SCHREIER R, TEMES G C. Understanding Delta-Sigma Data Converters [M]. New York,USA: IEEE Press, 2005.
BAJDECHI O, GIELEN G E, HUIJSING J H. Systematic design exploration of Delta-Sigma ADCs [J]. IEEE Trans Circuits and Syst:I, 2004, 51(1):86-95.
MLADENOV V, HEGT H, ROERMUND A. On the stability analysis of high order sigma-delta modulators [J]. Analog Integrated Circuits and Signal Processing, 2003, 36(1/2):47-55.
PNEUMATIKAKIS A, CONSTANTINIDES A G, DELIYANNIS T, BOURDOPOULOS G. Stabilization of third-order single-stage sigma-delta modulators [J]. Circuits Systems and Signal Processing, 1999, 18(2): 149-168.
FUJIMORI I, LONGO L, HAIRAPETIAN A, et al. A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8×oversampling ratio [J]. IEEE J Solid-State Circuits, 2000, 35(12): 1820-1827.
RIO R D, MEDEIRO F, PEREZ-VERDU B, et al. High-order CASCADE multibit ΣΔ modulators for xDSL applications [C]∥IEEE International Symposium on Circuits and Systems:Ⅱ. Piscataway, NJ, USA: IEEE, 2000:37-40.
KOROTKOV A S, TELENKOV M V. Numerical simulation of discrete time circuits taking into account weakly nonlinear effects [C]∥Proc Int Symposium Signals,Circuits and Syst.Piscataway, NJ, USA: IEEE, 2005:191-194.
KOROTKOV A S, TELENKOV M V. Simulation of linear and non-linear effects in switched-capacitor delta-sigma modulators [C]∥IEEE 7th CAS Symposium on Emerging Technologies:Circuits and Systems for 4G Mobile Wireless Communications. Piscataway, NJ, USA:IEEE, 2005:58-63.
SILVA J. High-performance delta-sigma analog-to-digital converters [D]. Corvallis, OR, USA: Oregon State University, 2004.
ZARE-HOSEINI H, KALE I, SHOAEI O. Modeling of switched-capacitor delta-sigma Modulators in SIMULINK [J]. IEEE Trans Instrumentation and Measurement, 2005, 54(4): 1646-1654.
BAIRD R T, FIEZ T S. Linearity enhancement of multibit sigma-delta A/D and D/A converters using data weighted averaging [J]. IEEE Trans Circuits and Syst:II, 1995, 42(12):753-762.
0
浏览量
4
下载量
2
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621