多模式定位系统接收机中的分数频率综合器

冯焱; 周海东; 忤婷; 申佳; 陈贵灿

您当前的位置：

首页 >

文章列表页 >

多模式定位系统接收机中的分数频率综合器

更新时间：2025-07-09

- 多模式定位系统接收机中的分数频率综合器
- A Fractional-N Frequency Synthesizer for Multi-Mode Positioning System Receivers
- 西安交通大学学报 2011年45卷第8期页码：85-91+107
- 作者机构：
  
  西安交通大学电子与信息工程学院,西安,710049
- 作者简介：
- 基金信息：
- DOI：
  中图分类号： TN432
- 网络首发：2011-08-10，
  
  纸质出版：2011
- 稿件说明：
移动端阅览
冯焱, 周海东, 忤婷, 等. 多模式定位系统接收机中的分数频率综合器[J]. 西安交通大学学报, 2011,45(8):85-91+107.

A Fractional-N Frequency Synthesizer for Multi-Mode Positioning System Receivers[J]. 2011, 45(8): 85-91+107.
冯焱, 周海东, 忤婷, 等. 多模式定位系统接收机中的分数频率综合器[J]. 西安交通大学学报, 2011,45(8):85-91+107. DOI：

A Fractional-N Frequency Synthesizer for Multi-Mode Positioning System Receivers[J]. 2011, 45(8): 85-91+107. DOI：

摘要

针对单一的全球定位系统中接收性能易受环境影响的问题

提出了一个应用于3个定位系统、7种模式的多模式定位接收机中的分数频率综合器.通过改进的电流泵电流校正方法和提高谐振回路Q值等各种降低相位噪声的方法

达到了每种模式工作的稳定性和低相位噪声性能; 以改进的多模分频器和3阶MASH1-1-1Σ-Δ调制器实现了7个频点的精确输出和各模式的快速锁定; 在多模分频器中使用简单的电路将分频比的范围从64～79扩展到64～95.仿真结果表明

在每种模式下带内相位噪声(相对于载波的相噪声)均小于-90 dB

带外频偏1 MHz处相位噪声均小于-119 dB

杂散抑制(相对载波)均大于56.4 dB

各个模式锁定时间均小于18 μs

1.8 V电源条件下的功耗为15.12 mW.

Abstract

A fractional-N frequency synthesizer that is applied in multi-mode positioning receiver for seven modes in three positioning systems is presented in order to solve the problem that the receive performance is sensitive to the environment in a single GPS. All of the seven modes can work stably and achieve lower phase noise performance by improving the method to adjust the programmable charge pump current

and by raising the value of Q factor in tank to reduce phase noise. The fast lock-in and accurate output frequencies of all modes are realized by using improved multi-mode divider and MASH1-1-1 modulator. A simple circuit is proposed to expand divide range from 64-79 to 64-95 in the multi-modulus divider. Simulation results show that the synthesizer meets the requirements of seven modes. The performance of each mode is as follows

the in-band and out-of-band phase noises(with respect to carrier)are not larger than -90 dB and -119 dB at 1 MHz offsets

respectively. The reference spurs(with respect to carrier)are less than -56.4 dB

and the lock-in time is less than 18 μs. The total power consumption is 15.12 mW at 1.8 V voltage supply.

关键词

Keywords

references

YU Xiaolei, SUN Yongrong, LIU Jianye, et al. Key techniques for multi-satellite integrated navigation system modeling and controlling [C]∥Proceedings of ISSCAA 2008 2nd International Symposium. Piscataway, NJ, USA: IEEE, 2008: 1-6.

HWANG In-Chul, BAEK D H. A 0.93-mA spur-enhanced frequency synthesizer for L1/L5 dual-band GPS/Galileo RF receiver [J]. IEEE Microwave and Wireless Components Letters, 2010, 20(6):355-357.

MOON Y, CHA S H, KIM G, et al. A 26 mW dual-mode RF receiver for GPS/Galileo with L1/L1F and L5/E5a bands [C]∥Proceedings of ISOCC'08. Piscataway, NJ, USA: IEEE, 2008:421-424.

JO J G, LEE J H, PARK D. An L1-band dual-mode RF receiver for GPS and Galileo in 0.18-CMOS [J]. IEEE Trans on Microwave Theory and Techniques, 2009, 57(4):919-927.

DE MUER B, STEYAERT M S J. A CMOS monolithic Δ Σ-controlled fractional-N frequency synthesizer for DCS-1800 [J]. IEEE J Solid-State Circuits, 2002, 37(7):835-844.

TORRE V D, CONTA M, CHOKKALINGAM R, et al. A 20 mW 3.24 mm2 fully integrated GPS radio for location based services [J]. IEEE J Solid-State Circuits, 2007, 42(3):602-612.

张润曦, 何伟, 石春琦, 等. UHF RFID阅读器中优化小数频率综合器设计[J]. 固体电子学研究与进展, 2010,30(2):251-255.

ZHANG Runxi, HE Wei, SHI Chunqi, et al. An optimized sigma-delta fractional-N frequency synthesizer for monolithic CMOS UHF RFID reader [J]. Research Progress of SSE Solid State Electronics,2010,30(2):251-255.

GARDNER F. Charge-pump phase-lock loops [J]. IEEE Trans on Communications, 1980, 28(11):1849-1858.

CHO H H, PU Y G, KIM Sangwoo, et al. A L1-band RF receiver for GPS application in 0.13 μm CMOS technology[C]∥Proceedings of ISOCC'08. Piscataway, NJ, USA: IEEE, 2008:433-436.

JIA Hailong, REN Tong, LIN Min, et al. A 5.6-mW power dissipation CMOS frequency synthesizer for L1/L2 dual-band GPS application [C]∥Proceedings of ICSICT 2008. Piscataway, NJ, USA: IEEE, 2008:1637-1640.

KADO Y, OHNO T, HARADA M, et al. An ultralow power CMOS/SIMOX programmable counter LSI [J]. IEEE J Solid-State Circuits, 1997,32(10):1582-1587.

LU Lei, GONG Zhichao, TANG Zhangwen, et al. A 975-to-1960 MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescaler for digital TV tuners [C]∥Proceeding of ISSCC 2009. Piscataway, NJ, USA: IEEE, 2009: 396-397,397a.

DE MUER B, STEYAERT M. CMOS fractional-N synthesizers:design for high spectral purity and monolithic integration [M]. Amsterdam, Netherlands: Kluwer Academic Publishers, 2003.

SJOLAND H. Improved switched tuning of differential CMOS VCOs [J]. IEEE Trans on Circuits and Systems: Analog and Digital Signal Processing, 2002, 49(5): 352-355.

刘金华,陈贵灿,张鸿. 采用冲激敏感函数的差分LC振荡器相位噪声分析[J]. 西安交通大学学报, 2010, 44(12):66-70.

LIU Jinhua, CHEN Guican, ZHANG Hong. Phase noise analysis for differential cross-coupled LC oscillators using the impulse sensitivity function [J]. Journal of Xi'an Jiaotong University, 2010, 44(12): 66-70.

CRANINCKX J, STEYAERT M. Wireless CMOS frequency synthesizer design [M]. Amsterdam, Netherlands: Kluwer Academic Publishers, 1998.

LAM C B. Razavi A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4 μm CMOS technology [J]. IEEE J Solid-State Circuits, 2000, 35(5):788-794.

BOURDI T, KALE I. CMOS single chip fast frequency hopping synthesizers for wireless multi-gigahertz applications [M]. Berlin, Germany: Springer Publishers, 2007.

BOURDI T, BORJAK A, KALE I. A delta-sigma frequency synthesizer with enhanced phase noise performance [C]∥Proceedings of the 19th Instrumentation and Measurement Technology Conference. Piscataway, NJ, USA: IEEE, 2002:247-251.

KOZAK M, KALE I. Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis [J]. IEEE Trans on Circuits and Systems, 2004, 51(6): 1148-1162.

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

免测绘型数字交通精确制图程序研究

采用冲激敏感函数的差分LC振荡器相位噪声分析

面向高海拔空冷发电机防晕性能演化规律的电热耦合研究

水蒸气掺混对氨裂解气旋流燃烧与排放特性的影响研究

电子级超纯氮深冷空分流程节能优化研究