邹家轩,于宗光,魏敬和,陈珍海,李鹏伟.面向空间辐照环境的星载高速数字接口芯片设计方法[J].西安交通大学学报,2020(06).

赵源,徐立新,赵琦,金星.抗辐射模拟CMOS集成电路研究与设计[J].中国空间科学技术,2013(03).

赵振宇,郭斌,张民选,刘衡竹.一款0.18μm CMOS辐射加固差分压控振荡器[J].国防科技大学学报,2009(06).

grid.411496.f, 0000 0004 0382 4574, Faculty of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran,grid.411496.f, 0000 0004 0382 4574, Faculty of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran,grid.411622.2, 0000 0000 9618 7703, Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran.A Low-Power and High-Frequency Phase Frequency Detector for a 3.33-GHz Delay Locked Loop[J].Circuits, Systems, and Signal Processing,2020.

Sarang Kazeminia.Frequency-range enhanced delay locked loop based on varactor-loaded and current-controlled delay elements[J].AEUE - International Journal of Electronics and Communications,2020.

Chen Zhuojun,Ding Ding,Dong Yemin,Shan Yi,Zeng Yun,Gao Jiantou.Design of a High-performance Low-cost Radiation-Hardended phased-Locked Loop for Space Application[J].IEEE Transactions on Aerospace and Electronic Systems,2020(5).

Kammari Raviteja,Pasupureddi Vijaya Sankara Rao.Charge controlled delay element enabled widely linear power efficient MPCG‐MDLL in 1.2V, 65nm CMOS[J].International Journal of Circuit Theory and Applications,2019.

Zhao Wen,He Chaohui,Chen Wei,Chen Rongmei,Cong Peitian,Zhang Fengqi,Wang Zujun,Guo Xiaoqiang,Ding Lili.Single-Event Double Transients in Inverter Chains Designed With Different Transistor Widths[J].IEEE Transactions on Nuclear Science,2019.

Zhizhan Yang,Xiaodong Xie,Xue Fan,Yubo Ren.A novel single-event-hardened charge pump using cascode voltage switch logic gates[J].Microelectronics Reliability,2018.

S. Balaji,S. Ramasamy.Error Correction Circuit for Single-Event Hardening of Delay Locked Loops[J].Circuits and Systems,2016(9).

Ramamurthy, Chandarasekaran,Chellappa, Srivatsan,Vashishtha, Vinay,Gogulamudi, Anudeep,Clark, Lawrence T..High Performance Low Power Pulse-Clocked TMR Circuits for Soft-Error Hardness[J].IEEE Transactions on Nuclear Science,2015.

Maillard Pierre,Holman W. Timothy,Loveless T. Daniel,Massengill Lloyd W..A New Error Correction Circuit for Delay Locked Loops[J].IEEE Transactions on Nuclear Science,2013.

Maillard, P.,Holman, W. T.,Loveless, T. D.,Bhuva, B. L.,Massengill, L. W..An RHBD Technique to Mitigate Missing Pulses in Delay Locked Loops[J].IEEE Transactions on Nuclear Science,2010.

Loveless T. D.,Massengill L. W.,Bhuva B. L.,Holman W. T.,Witulski A. F.,Boulghassoul Y..A Hardened-by-Design Technique for RF Digital Phase-Locked Loops[J].IEEE Transactions on Nuclear Science,2006.