用于植入式医疗设备的低功耗低位逐次逼近型模数转换器

许江涛; 闫创; 段颖哲; 翟羽健; 伍民顺; 张瑞智

doi:10.7652/xjtuxb202003002

您当前的位置：

首页 >

文章列表页 >

用于植入式医疗设备的低功耗低位逐次逼近型模数转换器

更新时间：2025-07-09

- 用于植入式医疗设备的低功耗低位逐次逼近型模数转换器
- Low Power and Least Significant Bit-First Successive-Approximation Analog-to-Digital Converter for Implantable Medical Devices
- 西安交通大学学报 2020年54卷第3期页码：12-19
- 作者机构：
  
  西安交通大学微电子学院,西安,710049
- 作者简介：
- 基金信息：
  
  : 2019-07-16。作者简介: 许江涛(1983—),男,讲师。基金项目: 国家自然科学基金资助项目(61404102,61774126);中央高校基本科研业务费专项资金资助项目(xjj2018019)
- DOI：10.7652/xjtuxb202003002
  中图分类号： TN432
- 网络首发：2020-03-10，
  
  纸质出版：2020
- 稿件说明：
移动端阅览
许江涛, 闫创, 段颖哲, 等. 用于植入式医疗设备的低功耗低位逐次逼近型模数转换器[J]. 西安交通大学学报, 2020,54(3):12-19.

Low Power and Least Significant Bit-First Successive-Approximation Analog-to-Digital Converter for Implantable Medical Devices[J]. 2020, 54(3): 12-19.
许江涛, 闫创, 段颖哲, 等. 用于植入式医疗设备的低功耗低位逐次逼近型模数转换器[J]. 西安交通大学学报, 2020,54(3):12-19. DOI： 10.7652/xjtuxb202003002.

Low Power and Least Significant Bit-First Successive-Approximation Analog-to-Digital Converter for Implantable Medical Devices[J]. 2020, 54(3): 12-19. DOI： 10.7652/xjtuxb202003002.

摘要

针对植入式医疗设备中关键模块模数转换器(ADC)的超低功耗设计问题

以低功耗的逐次逼近型ADC为基础

提出了低位逐次逼近量化逻辑的模数转换器。量化逻辑主要用于以心电信号为代表的低活动度生物信号

在采用固定分辨率和采样率的情况下

根据信号的变化幅度调整量化次数

以达到降低功耗和压缩数据量的目的

在信号处于基线或缓变间期最少只需要3次量化就可以得到ADC转换结果。采用Global Foundry 0.18 m标准CMOS工艺对该ADC进行了电路和版图设计

仿真结果显示

在1.8 V的电源电压和1 kHz的采样率下

ADC的有效位为9.6 b

核心电路平均电流功耗为64～131 nA。该低位逐次逼近模数转换器特别适合应用于植入或可穿戴医疗设备中低活动度生物信号的模数转换

在保证量化精度的同时显著降低了ADC的功耗。

Abstract

Aiming at the ultra-low power consumption design of the indispensable analog-to-digital converter(ADC)in implantable medical devices

based on the low-power-consumption successive-approximation SAR ADC

a least significant bit(LSB)-first SAR ADC is presented. The LSB-first quantitative logic is mainly used for biological signals of low mobility

such as electrocardiosignal. Under the condition of fixed resolution and sampling rate

the number of quanti-ation is adjusted according to the amplitude of the varying signal

so as to achieve the purpose of reducing power consumption and compressing data amount. Only a minimum number of three quanti-ations is required to obtain a quantitative result when the signal in on the baseline or varies slowly. Global Foundry 0.18--m standard CMOS process is used to design the circuit and layout of the ADC. The post-simulation results show that at the power supply voltage of 1.8 V and the sampling rate of 1 kH-

the effective bits are 9.6 bits

and th

关键词

Keywords

references

YANG X, LIU J. A 10 GS/s 6 b time-interleaved partially active flash ADC [J]. IEEE Transactions on Circuits and Systems: I Regular Papers, 2014, 61(8): 2272-2280.

YASUE T, TOMIOKA K, FUNATSU R, et al. A 33Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480fps high-speed mode and 120fps low-noise mode [C]∥Proceedings of the 2018 IEEE International Solid-State Circuits Conference. Piscataway, NJ, USA: IEEE, 2018: 90-92.

D’AMICO S, COCCIOLO G, SPAGNOLOo A, et al. A 7.65-mW 5-bit 90-nm 1-Gs/s folded interpolated ADC without calibration [J]. IEEE Transactions on Instrumentation and Measurement, 2014, 63(2): 295-303.

CARDES F, GUTIERREZ E, QUINTERO A, et al. 0.13-μm CMOS [J]. IEEE Journal of Solid-State Circuits, 2018, PP(99): 1-12.

MCCREARY J L, GRAY P R. All-MOS charge redistribution analog-to-digital conversion techniques: I [J]. IEEE Journal of Solid-State Circuits, 1975, 10(6): 371-379.

YAZICIOGLU R F, KIM S, TORFS T, et al. A 30 μW analog signal processor ASIC for portable biopotential signal monitoring [J]. IEEE Journal of Solid-State Circuits, 2011, 46(1): 209-223.

YIP M, CHANDRAKASAN A P. A resolution-reconfigurable 5-to-10-Bit 0.4-to-1 V power scalable SAR ADC for sensor applications [J]. IEEE Journal of Solid-State Circuits, 2013, 48(6): 1453-1464.

SAYINER N, SORENSEN H V, VISWANATHAN T R. A level-crossing sampling scheme for A/D conversion [J]. IEEE Transactions on Circuits and Systems: II Analog and Digital Signal Processing, 1996, 43(4): 339.

TRAKIMAS M, SONKUSALE S R. An adaptive resolution asynchronous ADC architecture for data compression in energy constrained sensing applications [J]. IEEE Transactions on Circuits and Systems: I Regular Papers, 2011, 58(5): 921-934.

YAUL F M, CHANDRAKASAN A P. A 10 bit SAR ADC with data-dependent energy reduction using LSB-First successive approximation [J]. IEEE Journal of Solid-State Circuits, 2014, 49(12): 2825-2834.

LEE B G, LEE S G. Input-tracking DAC for low-power high-linearity SAR ADC [J]. Electronics Letters, 2011, 47(16): 911.

ZHU Y, CHAN C H, CHIO U F, et al. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS [J]. IEEE Journal of Solid-State Circuits, 2010, 45(6): 1111-1121.

LIU C C, CHANG S J, HUANG G Y, et al. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure [J]. IEEE Journal of Solid-State Circuits, 2010, 45(4): 731-740.

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

流水线模数转换器中高速低功耗开环余量放大器的设计

用于植入式医疗装置的逐次逼近式模数转换器

用于超低频信号测量的高精度低功耗增量式模数转换器

采用电荷平衡模数转换器的高精度CMOS温度传感器

潜器浮力调节系统的低功耗控制策略