Design of a Novel Serial United Reed-Solomon Decoder

doi:10.7652/xjtuxb202103008

您当前的位置：

首页 >

文章列表页 >

Design of a Novel Serial United Reed-Solomon Decoder

更新时间：2025-07-09

- Design of a Novel Serial United Reed-Solomon Decoder
- Vol. 55, Issue 3, Pages: 65-71(2021)
- 作者机构：
  
  天津大学微电子学院,天津,300072
- 作者简介：
- 基金信息：
- DOI：10.7652/xjtuxb202103008
  CLC： TN911.22
- Online First：10 March 2021，
  
  Published：2021
- 稿件说明：
移动端阅览
Design of a Novel Serial United Reed-Solomon Decoder[J]. 2021, 55(3): 65-71.
DOI：

Design of a Novel Serial United Reed-Solomon Decoder[J]. 2021, 55(3): 65-71. DOI： 10.7652/xjtuxb202103008.

摘要

针对流水线结构融合里德-所罗门(Reed-Solomon

RS)码译码器时序中存在大量空闲等待时间的问题

提出了一种新型串行融合RS码译码器架构。为消除流水线阶段中的空闲等待时间

将译码器时序调整为串行结构; 通过译码子模块电路复用设计了一种分时实现不同模块功能、可同时适用于随机错误译码与单段突发错误译码的mSPCF模块; 提出基于mSPCF模块的串行融合RS码译码器架构

并对译码器进行了延时分析

在SMIC 0.13μm CMOS工艺库下对译码器进行了电路逻辑综合。仿真结果表明:与流水线结构融合译码器相比

所提译码器可减少约9.4%的硬件资源消耗

在信噪比6.2～7.4 dB范围内发生译码随机错误和单段突发错误时

平均译码延时可分别降低约73.45%和45.65%

吞吐率分别提升约236.76%和64.49%

证明该译码器具有更优异的性能。

Abstract

A novel serial united Reed-Solomon(RS)decoder is proposed to deal with the idle time that exists in the decoding process of pipeline united RS decoder. To eliminate the idle time in the pipelining stage

the timing chart of decoder is adjusted to a serial structure. Through the multiplexing design of decoding modules

a time-sharing mSPCF module is designed to realize different module functions. The mSPCF module could be utilized both in decoding random errors and single burst error. Then

a serial united RS decoder based on mSPCF module is proposed and the delay analysis of the decoder is carried out. Furthermore

the decoder is synthesized by SMIC 0.13μm CMOS technology library. The simulation results show that compared with the pipeline united RS decoder

the proposed decoder can reduce hardware resource consumption by about 9.4%. For decoding random errors and single burst error in the range of 6.2-7.4 dB SNRs

the average decoding delay can be reduced by 73.45% and 45.65%

respectively

and the throughput can be increased by 236.76% and 64.49%

respectively. In conclusion

the proposed serial united RS decoder has better performance and more advantages in practical applications.

关键词

Keywords

references

REED I S, SOLOMON G. Polynomial codes over certain finite fields [J]. Journal of the Society for Industrial and Applied Mathematics, 1960, 8(2): 300-304.

YUEN J H, SIMON M K. Modulation and coding for satellite and space communications [J]. Proceedings of the IEEE, 1990, 78(7): 1250-1266.

CCSDS. TM Synchronization and channel coding-summary of concept and rationale: CCSDS 130.1-G-1 [S]. Washington, USA: CCSDS, 2012: 1-89.

LIN Maofu, YANG Guuchang, CHANG Chengyuan, et al. Frequency-hopping CDMA with Reed-Solomon code sequences in wireless communications [J]. IEEE Transactions on Communications, 2007,55(11): 2052- 2055.

HANHO L. A high-speed low-complexity Reed-Solomon decoder for optical communications [J]. IEEE Transactions on Circuits and Systems: II Express Briefs, 2005, 52(8): 461-465.

CARDARILLI G C, OTTAVI M, PONTARELLI S, et al. Data integrity evaluations of Reed Solomon codes for storage systems [C]∥Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. Piscataway, NJ, USA: IEEE, 2004: 158-164.

BERLEKAMP E R. On decoding binary Bose-Chaudhuri-Hocquenghem codes [J]. IEEE Transactions on Information Theory, 1965, 11(4): 577-579.

REED I S, SHIH M T. VLSI design of inverse-free Berlekamp-Massey algorithm [J]. IEE Proceedings: E Computers and Digital Techniques, 2005, 138(5): 295-298.

ARWATE D, SHANBHAG N. High-speed architecture for Reed-Solomon decoders [J]. IEEE Transactions on VLSI Systems, 2001, 9(5): 641-655.

SHAO H M, TRUONG T K, DEUTSCH L J, et al. A VLSI design of a pipeline Reed-Solomon decoder [J]. IEEE Transactions on Computers, 2006, C-34(5): 393-403.

KOETTER R, VARDY A. Algebraic soft-decision decoding of Reed-Solomon codes [J]. IEEE Transactions on Information Theory, 2003, 49(11): 2809-2825.

KOETTER R, VARDY A. A complexity reducing transformation in algebraic list decoding of Reed-Solomon codes [C]∥Proceedings of the 2003 IEEE Information Theory Workshop. Piscataway, NJ, USA: IEEE, 2003: 10-13.

BELLORADO J, KAVCIC A. A low-complexity method for chase-type decoding of Reed-Solomon codes [C]∥Proceedings of the IEEE International Symposium on Information Theory. Piscataway, NJ, USA: IEEE, 2006: 2037-2041.

JIANG J, NARAYANAN K R. Algebraic soft-decision decoding of Reed-Solomon codes using bit-level soft information [J]. IEEE Transactions on Information Theory, 2006, 54(9): 3907-3928.

GARCÍA-HERRERO F, VALLS J, MEHER P K. High-speed RS(255, 239)decoder based on LCC decoding [J]. Circuits Systems and Signal Processing, 2011, 30(6): 1643-1669.

ZHANG Wei, WANG Hao, PAN Boyang. Reduced-complexity LCC Reed-Solomon decoder based on unified syndrome computation [J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(5): 974-978.

WU Yingquan. Novel burst error correction algorithms for Reed-Solomon codes [J]. IEEE Transactions on Information Theory, 2012, 58(2): 519-529.

LI Li, YUAN Bo, WANG Zhongfeng, et al. Unified architecture for Reed-Solomon decoder combined with burst-error correction [J]. IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 2012, 20(7): 1346-1350.

胡岩, 张为, 王令宇. 新型混合信道模型下的Reed-Solomon码融合硬判决译码算法研究 [J]. 南开大学学报(自然科学版), 2019, 52(5): 38-41.

HU Yan, ZHANG Wei, WANG Lingyu. Research on Reed-Solomon code united hard decision decoding algorithm under new hybrid channel model [J]. Acta Scientiarum Naturalium Universitatis Nankaiensis, 2019, 52(5): 38-41.

WANG Lingyu, ZHANG Wei, WANG Yang, et al. Multiple channel error-correction algorithms for LCC decoding of Reed-Solomon codes and its high-speed architecture design [J]. IET Communications, 2017, 11(9): 1407-1415.

王令宇, 张为, 刘艳艳. 一种RS码突发错误译码算法的改进算法 [J]. 南开大学学报(自然科学版), 2018, 51(1): 50-53.

WANG Lingyu, ZHANG Wei, LIU Yanyan. An improved RS burst error decoding algorithm [J]. Acta Scientiarum Naturalium Universitatis Nankaiensis, 2018, 51(1): 50-53.

周训. 基于BM算法的RS译码器IP核设计 [D]. 成都: 成都电子科技大学, 2009: 1-91.

武士强. 一种串行低功耗的RS译码器设计 [D]. 天津: 天津大学, 2012: 1-75.

JI Wenjie, ZHANG Wei, PENG Xingru, et al. High-efficient Reed-Solomon decoder design using recursive Berlekamp-Massey architecture [J]. IET Communications, 2016, 10(4): 381-386.

LI Xuemei, ZHANG Wei, LIU Yanyan. Efficient architecture for algebraic soft-decision decoding of Reed-Solomon codes [J]. IET Communications, 2014, 9(1): 10-16.

胡岩, 张为, 王令宇, 等. 突发错误检测重数分配算法及其电路设计 [J]. 西安交通大学学报, 2018, 52(2): 70-75.

HU Yan, ZHANG Wei, WANG Lingyu, et al. An assignment algorithm of multiplicity for burst-error detection and design of its circuit [J]. Journal of Xi'an Jiaotong University, 2018, 52(2): 70-75.

LUO Haowen, ZHANG Wei, WANG Yang, et al. An algorithm for improving the throughput of serial low-complexity chase soft-decision Reed-Solomon decoder [J]. IEEE Transactions on Very Large Scale Integration Systems, 2017, 25(12): 1-4.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Turbulent Kinetic Energy Dissipation Mechanism of Supercritical Carbon Dioxide Leakage Flow in a Scallop Bionic Seal Cavity

Energy Efficiency Optimization of the Cryogenic Air Separation Process for Electronic-Grade Ultra Pure Nitrogen

Integrated and Joint Design Optimization of Centrifugal Compressor Impeller and Casing Treatment at Multiple Working Points

A Fast Calculation Method for Thermal Flow Fields in Transformer Windings Based on PI-DeepONet

Effects of Steam Addition on the Swirl Combustion and Emission Characteristics of Cracked Ammonia

Related Author

No data

Related Institution

No data

⁰