A Low Jitter Charge Pump Based Clock Management Circuit for High Speed Analog-to-Digital Converters

doi:10.7652/xjtuxb202001020

您当前的位置：

首页 >

文章列表页 >

A Low Jitter Charge Pump Based Clock Management Circuit for High Speed Analog-to-Digital Converters

更新时间：2025-07-09

- A Low Jitter Charge Pump Based Clock Management Circuit for High Speed Analog-to-Digital Converters
- Vol. 54, Issue 1, Pages: 162-168(2020)
- 作者机构：
  
  西安交通大学微电子学院,西安,710049
- 作者简介：
- 基金信息：
- DOI：10.7652/xjtuxb202001020
  CLC： TN432
- Online First：10 January 2020，
  
  Published：2020
- 稿件说明：
移动端阅览
A Low Jitter Charge Pump Based Clock Management Circuit for High Speed Analog-to-Digital Converters[J]. 2020, 54(1): 162-168.
DOI：

A Low Jitter Charge Pump Based Clock Management Circuit for High Speed Analog-to-Digital Converters[J]. 2020, 54(1): 162-168. DOI： 10.7652/xjtuxb202001020.

摘要

针对高速模数转换器(ADC)对时钟信号的占空比以及低抖动的要求

提出了一种电荷泵型的时钟管理电路

利用电荷泵构成两个闭环回路

分别实现占空比稳定和可调双相不交叠时钟产生功能。电荷泵对时钟相位的积分功能可实现宽范围的时钟占空比调节

并能明显抑制电源噪声对时钟下降沿抖动的影响。该时钟管理电路采用0.18 μm标准CMOS工艺设计。版图寄生参数提取后的仿真结果表明:该时钟管理电路可在40～200 MHz频率范围内

将20%～80%的输入占空比稳定地调整到45%～55%的范围内; 在200 mV电源干扰的条件下

输出时钟抖动可降低到传统RC型占空比稳定电路的1/10之下。将该时钟电路应用于一款双通道、200MSPS、14位的流水线ADC中

测试结果表明ADC的信号噪声失真比达到了73.01 dB。

Abstract

To fulfil the requirements of wide-range duty cycle adjustment and low jitter for the clock signals of high-speed analog-to-digital converters(ADC)

a charge-pump type clock management circuit was proposed

which uses charge pumps to form two closed loops

achieving wide-range duty cycle stabili-ation and adjustable two-phase non-overlapping clock generation. The charge pump-s integral function of the clock phase extends the range of the input clock duty cycle stabili-ation and significantly suppresses the effect of power supply noise on the falling edge of the clock. Designed in a 0.18 -m standard CMOS process

the post-layout simulation results showed that the input signal frequency range of the proposed clock management circuit is 40-200 MH-

and the clock duty cycle can be stably adjusted into the range of 45%-55% within an input duty cycle of 20%-80%. Under the condition of 200 mV power supply interference

the output clock jitter can be reduced by a factor of ten compared with

关键词

Keywords

references

贾华宇, 陈贵灿, 程军, 等. 流水线模数转换器的一种数字校准技术 [J]. 西安交通大学学报, 2008, 42(8): 991-995.

JIA Huayu, CHEN Guican, CHENG Jun, et al. A digital calibration technique of pipelined analog to digital converter [J]. Journal of Xi’an Jiaotong University, 2008, 42(8): 991-995.

张鸿, 陈贵灿, 程军, 等. 流水线模数转换器中高速低耗功开环余量放大器的设计 [J]. 西安交通大学学报, 2008, 47(7): 1585-1593.

ZHANG Hong, CHEN Guican, CHENG Jun, et al. Low power and high speed open-loop residue amplifier for pipelined analog-to-digital converters [J]. Journal of Xi’an Jiaotong University, 2008, 42(6): 751-755.

张鸿, 张牡丹, 张杰, 等. 用于植入式医疗装置的逐次逼近式模数转换器 [J]. 西安交通大学学报, 2015, 49(2): 43-48.

ZHANG Hong, ZHANG Mudan, ZHANG Jie, et al. A successive approximation register analog-to-digital converter for implantable biomedical device [J]. Journal of Xi’an Jiaotong University, 2015, 49(2): 43-48.

陈浩, 孙权, 张鸿, 等. 用于超低频信号测量的高精度低耗功增量式模数转换器 [J]. 西安交通大学学报, 2017, 51(6): 79-85.

CHEN Hao, SUN Quan, ZHANG Hong, et al. Incremental analog-to-digital converter with high resolution and low power for measurement of ultra-low-frequency signals [J]. Journal of Xi’an Jiaotong University, 2017, 51(6): 79-85.

王玉伟, 张鸿, 张瑞智. 一种超低耗功的低电压全金属氧化物半导体基准电压源 [J]. 西安交通大学学报, 2017, 51(8): 47-52.

WANG Yuwei, ZHANG Hong, ZHANG Ruizhi. A low-voltage all metal oxide semiconductor voltage reference with ultra-low power [J]. Journal of Xi’an Jiaotong University, 2017, 51(8): 47-52.

ZHANG Mingwen, LIN Quan, CHEN Hongmei, et al. Design of low-jitter clock duty cycle stabilizer in high-performance pipelined ADC [J]. Journal of Huaihua University, 2018(5): 1-5.

MIN Y J, JEONG C H, KIM K Y, et al. A 0.31-1 GHz fast-corrected duty-cycle corrector with successive approximation register for DDR DRAM applications [J]. IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 2012, 20(8): 1524-1528.

RAJA I, BANERJEE G, ZEIDAN M, et al. A 0.1-3.5-GHz duty-cycle measurement and correction technique in 130nm CMOS [J]. IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 2016, 24(5): 1975-1983.

MEHTA RSETH S, SHASHIDHARAN S, et al. A programmable, multi-GHz, wide-range duty cycle correction circuit in 45 nm CMOS process [C]∥2012 Proceedings of the ESSCIRC. Piscataway, NJ, USA: IEEE, 2012: 257-260.

MOORTHI S, MEGANATHAN D, SHANKAR M, et al. A low-jitter phase-locked loop architecture for clock generation in analog to digital converters [C]∥2011 IEEE Recent Advances in Intelligent Computational Systems. Piscataway, NJ, USA: IEEE, 2011: 081-084.

CHENG Jun, SI Liang, ZHANG Hong, et al. A low-power clock generator based on digital DLL for high speed pipelined ADCs [C]∥2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology. Piscataway, NJ, USA: IEEE, 2012: 1-3.

CHEN K, NIELSEN-LÖNNMALVANDPOUR A. Asynchronous clock generator for a 14-bit two-stage pipelined SAR ADC in 0.18 μm CMOS [C]∥2016 IEEE Nordic Circuits and Systems Conference. Piscataway, NJ, USA: IEEE, 2016: 1-4

崔伟, 张铁良, 杨松. 一种高速低抖动四相位时钟电路的设计 [J]. 电子元件与材料, 2019, 38(1): 67-71.

CUI Wei, ZHANG Tieliang, YANG Song. Design of a high-speed and low-jitter four phase clock [J]. Electronic Components and Materials, 2019, 38(1): 67-71.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Numerical Simulation of Heat-Moisture Barrier Performance of a Horizontal Air Curtain in Cold Storage

Turbulent Kinetic Energy Dissipation Mechanism of Supercritical Carbon Dioxide Leakage Flow in a Scallop Bionic Seal Cavity

Review of the Application of EBSILON Software in Combined Heat and Power System Optimization

Effects of Expansion Angle Crater Film Hole on the Film Cooling Characteristics of a Double-Wall Structure

Influence of Structural Parameters on the Summer Operational Characteristics of a Three-Tower-in-One Indirect Air-Cooling System

Related Author

No data

Related Institution

No data

⁰