A Multi-Level 2-D 9/7 DWT Architecture with Efficient Memory

doi:10.7652/xjtuxb201804016

您当前的位置：

首页 >

文章列表页 >

A Multi-Level 2-D 9/7 DWT Architecture with Efficient Memory

更新时间：2025-07-09

- A Multi-Level 2-D 9/7 DWT Architecture with Efficient Memory
- Vol. 52, Issue 4, Pages: 111-116(2018)
- 作者机构：
  
  公安部天津消防研究所,天津,300381
- 作者简介：
- 基金信息：
- DOI：10.7652/xjtuxb201804016
  CLC： TN919.81
- Online First：10 April 2018，
  
  Published：2018
- 稿件说明：
移动端阅览
A Multi-Level 2-D 9/7 DWT Architecture with Efficient Memory[J]. 2018, 52(4): 111-116.
DOI：

A Multi-Level 2-D 9/7 DWT Architecture with Efficient Memory[J]. 2018, 52(4): 111-116. DOI： 10.7652/xjtuxb201804016.

摘要

针对JPEG2000图像压缩编码硬件实现中多级离散小波变换模块(DWT)与优化截断嵌入式模块(EBCOT)之间大量小波系数存储带来的缓存问题

提出了一种新型高效存储的多级二维9/7离散小波变换结构。首先

基于9/7小波变换提升算法

设计了可满足并行结构要求的基本处理单元

并在此基础上搭建了二维变换模块; 然后采用一种新型的数据扫描方式

通过对图像分块并进行块间组合扫描

大幅降低了DWT模块与EBCOT模块间的小波系数缓存; 最后根据数据扫描特点完成了非折叠结构多级二维小波变换模块的构建。仿真实验结果表明

三级9/7离散小波变换结构处理一幅大小为512×512像素的图像

对比已有硬件结构可节约存储资源40%以上。

Abstract

A novel multi-level two-dimensional 9/7 discrete wavelet transform(DWT)architecture with efficient memory is proposed to solve the problem that a large number of wavelet coefficients between the multi-level 2-D 9/7 DWT(2-D 9/7 DWT)module and the embedded block coding with optimized truncation(EBCOT)module need to be cached in the hardware implementation of JPEG2000 image compression and to decrease the cost of cache. A parallelizable basic processing unit is firstly designed based on the 9/7 DWT lifting scheme

and then a 2-D transform module is built. A novel block-based data scanning method is then adopted to scan combined blocks of an image so that the storage of wavelet coefficients between the modules is dramatically reduced. Finally

a unfolded multi-level 2-D DWT module is constructed according to the characteristics of data scanning. Experimental results and comparisons with existing hardware structures show that the proposed 3-level 2-D 9/7 DWT architecture saves at least 40% of storage resources for an image with the size of 512×512 pixels.

关键词

Keywords

references

邵婷婷, 白宗文, 周美丽. 基于离散小波变换的信号分解与重构 [J]. 计算机技术与发展, 2014, 24(11): 159-161.

SHAO Tingting, BAI Zongwen, ZHOU Meili. Decomposition and reconstruction of signal based on DWT [J]. Computer Technology and Development, 2014, 24(11): 159-161.

DARJI A, AGRAWAL S, OZA A, et al. Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform [J]. IEEE Transactions on Circuits Systems: II Express Briefs, 2014, 61(6): 433-437.

WANG Jianxin, ZHU En. A high-throughput VLSI design for JPEG2000 9/7 discrete wavelet transform [J]. Journal of Southeast University(English Edition), 2015, 31(1): 19-24.

HU Y, JONG C C. A Memory-efficient scalable architecture for lifting-based discrete wavelet transform [J]. IEEE Transactions on Circuits Systems: II Express Briefs, 2013, 60(8): 502-506.

王雨, 马军山, 王华. 基于FPGA的9/7小波变换算法实现 [J]. 光学仪器, 2014, 36(5): 403-408.

WANG Yu, MA Junshan, WANG Hua. FPGA implementation of 9/7 wavelet transform algorithm [J]. Optical Instruments, 2014, 36(5): 403-408.

贾琦, 梁煜, 张为. 一种无片外存储的高性能二维DWT架构 [J]. 西安电子科技大学学报, 2017, 44(4): 150-155.

JIA Qi, LIANG Yu, ZHANG Wei. Hardware efficient 2-D DWT architecture without Off-Chip RAM [J]. Journal of Xidian University, 2017, 44(4): 150-155.

MOHANTY B K, MEHER P K. Memory efficient modular VLSI architecture for high throughput and low-latency implementation of multilevel lifting 2-D DWT [J]. IEEE Transactions on Signal Processing, 2011, 59(5): 2072-2084.

MOHANTY B K, MEHER P K. Memory-efficient high-speed convolution-based generic structure for multilevel 2-D DWT [J]. IEEE Transactions on Circuits and Systems for Video Technology, 2013, 23(2): 353-363.

HU Y, JONG C C. A memory-efficient high-throughput architecture for lifting-based multi-level 2-D DWT [J]. IEEE Transactions on Signal Processing, 2013, 61(20): 4975-4987.

WU B F, LIN C F. Memory-efficient architecture for JPEG 2000 coprocessor with large tile image [J]. IEEE Transactions on Circuits Systems: II Express Briefs, 2006, 53(4): 304-308.

YE L, HOU Z. Memory efficient multilevel discrete wavelet transform schemes for JPEG2000 [J]. IEEE Transactions on Circuits Systems for Video Technology, 2015, 25(11): 1773-1785.

ZHANG W, JIANG Z, GAO Z, et al. An efficient VLSI architecture for lifting-based discrete wavelet transform [J]. IEEE Transactions on Circuits Systems: II Express Briefs, 2012, 59(3): 158-162.

GAVVALA R, GOPAL M M, CHANDRA S S. Pass-parallel VLSI architecture of BPC for embedded block coder in JPEG2000 [C]∥Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics. Washington, DC, USA: IEEE Computer Society, 2012: 111-117.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A Structure-Semantics-Residual Collaborative Image Compression Framework：Towards Privacy Protection and High-Fidelity Reconstruction

Automatic Paroxysmal Atrial Fibrillation Detection Method Based on Grey Information Measurement

An Image Compression Algorithm With High-Precision Adaptive Rate Control

Memory-Efficient Architecture of 2-D Discrete Wavelet Transform

A Fast Calculation Method for Thermal Flow Fields in Transformer Windings Based on PI-DeepONet

Related Author

FANG Xin

WANG Wei

HE Lijun

LI Fan

张瑞

王继斌

宋蓓蓓

何帆

Related Institution

Faculty of Electronic and Information Engineering，Xi'an Jiaotong University

China Mobile Communications Group Shaanxi Co.，Ltd.

Medical Big Data Research Center, Northwest University

School of Information Engineering, Chang'an University

School of Microelectronics, Tianjin University

⁰