A Linear Phase Interpolator for Clock and Data Recovery Circuits

doi:10.7652/xjtuxb201602009

您当前的位置：

首页 >

文章列表页 >

A Linear Phase Interpolator for Clock and Data Recovery Circuits

更新时间：2025-07-09

- A Linear Phase Interpolator for Clock and Data Recovery Circuits
- Vol. 50, Issue 2, Pages: 48-54(2016)
- 作者机构：
  
  西安交通大学电子与信息工程学院,西安,710049
- 作者简介：
- 基金信息：
- DOI：10.7652/xjtuxb201602009
  CLC： TN432
- Online First：10 February 2016，
  
  Published：2016
- 稿件说明：
移动端阅览
A Linear Phase Interpolator for Clock and Data Recovery Circuits[J]. 2016, 50(2): 48-54.
DOI：

A Linear Phase Interpolator for Clock and Data Recovery Circuits[J]. 2016, 50(2): 48-54. DOI： 10.7652/xjtuxb201602009.

摘要

针对时钟数据恢复电路(CDR)中相位插值器的非线性使得时钟抖动增大的问题

提出了一种基于非等值电流源阵列的线性相位插值器。根据插值器输出时钟相位与尾电流权重的反函数关系

在传统相位插值器的基础上调整尾电流阵列中每个电流源的设计比例

并将控制管用作共栅管来提高电流源的匹配度和稳定性

从而实现了输出时钟相位与控制信号的线性关系

提高了CDR的调节精度并降低了恢复时钟的抖动。采用0.25 μm CMOS工艺设计了一款基于线性相位插值器的CDR。仿真结果表明:传统结构插值器的最大相位误差为63.68%

而所提出的线性相位插值器的最大相位误差仅为9.44%

可有效地降低CDR输出时钟的抖动。

Abstract

A linear phase interpolator based on non-equal current source array is presented to solve the problem of increasing clock jitter caused by the non-linearity of phase interpolator in clock and data recovery circuit. According to the inverse function relationship between the phase of the output clock and the weights of the tail current sources

the ratio of each current source in the tail current source array of the interpolator is adjusted elaborately based on the traditional phase interpolator. Moreover

the control transistor is used as a common gate transistor so as to improve the matching degree and the stability of the current source. Thus the linear relation between the phase of the output clock and the control signals is realized. The regulation precision of CDR is improved while the jitter in recovering clock is reduced. A clock and data recovery circuit based on the presented linear phase interpolator is designed using the 0.25 μm CMOS technology. Simulation results show that the maximum phase error of the proposed linear phase interpolator is 9.44%

while the maximum phase error of the traditional interpolator is 63.68%

that is

the presented interpolator significantly reduces the clock jitter of the CDR.

关键词

Keywords

references

HSIEH M, SOBELMAN G E. Architectures for multi-gigabit wire-linked clock and data recovery [J]. IEEE Circuits and Systems Magazine, 2008, 8(4): 45-57.

孙烨辉, 江立新. 时钟数据恢复电路中相位插值器的分析与设计 [J]. 半导体学报, 2008, 29(5): 930-935.

SUN Yehui, JIANG Lixin. Analysis and design of a phase interpolator for clock and data recovery [J]. Journal of Semiconductors, 2008, 29(5): 930-935.

HU Shijie, JIA Chen, HUANG Ke, et al. A 10 Gbps CDR based on phase interpolator for source synchronous receiver in 65nm CMOS [C]∥Proceedings of the 2012 IEEE International Symposium on Circuits and System. Piscataway, NJ, USA: IEEE, 2012: 309-312.

CHEN L, SPAGNA F, MARZOLF P, et al. A 90 nm 1-4.25-Gbs multi data rate receiver for high speed serial links [C]∥Proceedings of IEEE Asian Solid-State Circuits Conference. Piscataway, NJ, USA: IEEE, 2006: 391-394.

WEI Longfei, JI Jinyue, LIU Haiqi, et al. A multi-rate SerDes transceiver for IEEE 1394b applications [C]∥Proceedings of the 2012 IEEE Asia Pacific Conference on Circuits and Systems. Piscataway, NJ, USA: IEEE, 2012: 316-319.

李轩, 张长春, 李卫, 等. 2014, 44(6): 793-797.

LI Xuan, ZHANG Changchun, LI Wei, et al. Design of a 2.5 Gb/s PS/PI based half-rate clock and data recovery circuit [J]. Microelectronics, 2014, 44(6): 793-797.

MANEATIS J G. Low-jitter process-independent DLL and PLL based on self-biased techniques [J]. IEEE Journal of Solid-State Circuits, 2002, 31(11): 1723-1732.

STROLLO A G M, DE CARO D, NAPOLI E, et al. A novel high-speed sense-amplifier-based flip-flop [J]. IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 2005, 13(11): 1266-1274.

SOH L K, WONG W T, LEE S W, et al. Programmable low-dithering-jitter interpolator-based CDR [C]∥Proceedings of 13th International Symposium on Integrated Circuits. Piscataway, NJ, USA: IEEE, 2011: 444-447.

HE M Y, POULTON J. A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+backplane transceiver [J]. IEEE Journal of Solid-State Circuits, 2006, 41(3): 597-606.

KREIENKAMP R, LANGMANN U, ZIMMERMANN C, et al. A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator [J]. IEEE Journal of Solid-State Circuits, 2005, 40(3): 736-743.

MANEATIS J G, HOROWITZ M A. Precise delay generation using coupled oscillators [J]. IEEE Journal of Solid-State Circuits, 1993, 28(12): 1273-1282.

FUKAISHI M, NAKAMURA K, HEIUCHI H. A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays [J]. IEEE Journal of Solid-State Circuits, 2000, 35(11): 1611-1618.

SIDIROPOULOS S, HOROWITZ M A. A semidigital dual delay-locked loop [J]. IEEE Journal of Solid-State Circuits, 1997, 32(11): 1683-1692.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Structural Optimization Design of Turbine Flowmeter for Tests of High-Thrust Liquid Rocket Engine

Knowledge Graph Representation Learning Driven by Semantic Discrimination and Subgraph Integration

Sensitivity Analysis of Foil Geometrical Parameters for the Third-Generation CO2 Gas Foil Bearings Based on Design of Experiments Method

Windage Loss and Flow Characteristics in Impeller Back Gaps of sCO2 Radial Inflow Turbines

Influence of Structural Parameters on the Summer Operational Characteristics of a Three-Tower-in-One Indirect Air-Cooling System

Related Author

SUN Pengfei

XU Hongpeng

LI Tao

LI Dahai

LI Baotong

HONG Jun

Related Institution

School of Mechanical Engineering, Xi'an Jiaotong University

Key Laboratory of Education Ministry for Modern Design and Rotor-Bearing System, Xi'an Jiaotong University

Xi'an Aerospace Propulsion Test Technology Insitute

⁰