A Successive Approximation Register Analog-to-Digital Converter for Implantable Biomedical Devices

doi:10.7652/xjtuxb201502008

您当前的位置：

首页 >

文章列表页 >

A Successive Approximation Register Analog-to-Digital Converter for Implantable Biomedical Devices

更新时间：2025-07-09

- A Successive Approximation Register Analog-to-Digital Converter for Implantable Biomedical Devices
- Vol. 49, Issue 2, Pages: 43-48+129(2015)
- 作者机构：
  
  西安交通大学电子与信息工程学院,西安,710049
- 作者简介：
- 基金信息：
- DOI：10.7652/xjtuxb201502008
  CLC： TN432
- Online First：10 February 2015，
  
  Published：2015
- 稿件说明：
移动端阅览
A Successive Approximation Register Analog-to-Digital Converter for Implantable Biomedical Devices[J]. 2015, 49(2): 43-48+129.
DOI：

A Successive Approximation Register Analog-to-Digital Converter for Implantable Biomedical Devices[J]. 2015, 49(2): 43-48+129. DOI： 10.7652/xjtuxb201502008.

摘要

针对植入式医疗装置对模数转换器(ADC)的超低功耗和高精度要求

提出了一种共模恒定型分段混合编码结构的逐次逼近式模数转换器(SAR-ADC)。该SAR-ADC的电容数模转换器DAC中采用分段混合编码结构

兼具了分段二进制编码的低功耗优势和分段温度计编码的高线性度优势。共模恒定型控制方式具有极低的动态功耗。采用HHNEC 0.35 μm CMOS工艺完成了10位共模恒定型分段混合编码SAR-ADC的电路和版图设计。后仿真结果表明:所设计的SAR-ADC的电源电压范围为1.8～3 V; 在采样率为10

-1

的条件下

其有效位数为9.4位; 整个SAR-ADC所消耗的电流仅为60 nA

在同等工艺条件下具有更低的功耗; 所设计的转换器能够满足心脏起搏器等植入式医疗装置的需求。

Abstract

A hybrid encoded successive approximation register(SAR)analog-to-digital converter(ADC)with constant common-mode control logic is presented to meet the requirements of ultra low power consumption and high resolution for implantable biomedical devices. The hybrid encoded structure of the split capacitive digital to analog converter(CDAC)employed in the SAR-ADC combines the low-power feature of binary encoded CDAC and the high-linearity advantage of thermometer encoded CDAC. The constant common-mode control logic has the advantage of ultra low dynamic power dissipation. The schematic and layout of a 10 bit SAR ADC are designed using the HHNEC 0.35 μm CMOS technology. Simulation results after layout parasitic extraction show that the pro

posed SAR-ADC operates under a power supply range of 1.8-3 V

and achieves an effective bit of 9.4 under a sampling rate of 10

-1

. The current consumption is only 60 nA

which is lower than those recently reported SAR ADCs with similar fabrication technologies. It can be concluded that the proposed converter is suitable for implantable devices such as cardiac pace makers.

关键词

Keywords

references

贾华宇, 陈贵灿, 程军, 等. 流水线模数转换器的一种数字校准技术 [J]. 西安交通大学学报, 2008, 42(8): 991-995.

JIA Huayu, CHEN Guican, CHENG Jun, et al. A digital calibration technique of pipelined analog to digital converter [J]. Journal of Xi'an Jiaotong University, 2008, 42(8): 991-995.

ZHANG Dai, BHIDE A, ALVANDPOUR A. A 53-nW 9. 1-ENOB 1-Ks/s SAR ADC in 0. 13-μm CMOS for medical implant devices [J]. IEEE Journal of Solid-State Circuits, 2012, 47(7): 1585-1593.

张鸿, 陈贵灿, 程军, 等. 流水线模数转换器中高速低功耗开环余量放大器的设计 [J]. 西安交通大学学报, 2008, 42(6): 751-755.

ZHANG Hong, CHEN Guican, CHENG Jun, et al. Low power and high speed open-loop residue amplifier for pipelined analog-to-digital converters [J]. Journal of Xi'an Jiaotong University, 2008, 42(6): 751-755.

MCCREARY J L, GRAY P R. All-MOS charge redistribution analog-to-digital conversion techniques I [J]. IEEE Journal of Solid-State Circuits, 1975, 10(6): 371-379.

HUANG Guanying, CHANG Soonjyh, LIU Chuncheng, et al. 10-bit 30Ms/s SAR ADC using a switchback switching method [J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(3): 584-588.

LIU Chuncheng, CHANG Soonjyh, HUANG Guanying, et al. A 10-bit 50-Ms/s SAR ADC with a monotonic capacitor switching procedure [J]. IEEE Journal of Solid-State Circuits, 2010, 45(4): 731-740.

TANG H, SUN Zhuochao, CHEW K W R, et al. A 5.8 nW 9.1-ENOB 1-Ks/s local asynchronous successive approximation register ADC for implantable medical device [J]. IEEE Circuits and Systems Society, 2013, 22(10): 2220-2224.

SUN Lei, DAI Qinyuan, LEE C C, et al. Analysis on capacitor mismatch and parasitic capacitors effect of improved segmented-capacitor array in SAR ADC [C]∥ Proceedings of the Third International Symposium on Intelligent Information Technology Application. Piscataway, NJ, USA: IEEE, 2009: 280-283.

GINSBURG B P, CHANDRAKASAN A P. 500-Ms/s 5-bit ADC in 65-nm CMOS with spilt capacitor array DAC [J]. IEEE Journal of Solid-State Circuits, 2007, 42(4): 739-747.

ZHU Yan, CHAN Chihang, CHIO U F, et al. Split-SAR ADCs: improved linearity with power and speed optimization [J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 22(2): 362- 383.

LIN Chihung, BULT K. A 10-b 500-M sample/s CMOS CDAC in 0.6 mm2 [J]. IEEE Journal of Solid-State Circuits, 1998, 33(12): 1948-1958.

YANG Yongkui, LIU Xin, ZHOU Jun, et al. A 0.5V 16nW 8.08-ENOB SAR ADC for ultra-low power sensor applications [C]∥ Proceedings of 2013 IEEE MTT-S International Microwave Workshop Series on RF and Wireless Technologies for Biomedical and Healthcare Applications. Piscataway, NJ, USA: IEEE, 2013: 1-3.

ZOU Xiaodan, XU Xiaoyuan, YAO Libin, et al. A 1-V 450-nW fully integrated programmable biomedical sensor interface chip [J]. IEEE Journal of Solid-State Circuits, 2009, 44(4): 1067-1077.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Low Power and High Speed Open-Loop Residue Amplifier for Pipelined Analog-to-Digital Converters

Incremental Analog-to-Digital Converter with High Resolution and Low Power for Measurement of Ultra-Low-Frequency Signals

Low Power and Least Significant Bit-First Successive-Approximation Analog-to-Digital Converter for Implantable Medical Devices

Effects of Expansion Angle Crater Film Hole on the Film Cooling Characteristics of a Double-Wall Structure

Electrothermal Coupling Research on the Evolutionary Law of Anti-Corona Performance for High-Altitude Air-Cooled Generators

Related Author

陈贵灿

程军

贾华宇

陈浩

孙权

张瑞智

许江涛

闫创

Related Institution

School of Microelectronics, Xi'an Jiaotong University

School of Microelectronics, Xi’an Jiaotong University

⁰