A new electronic gear based on Bresenham algorithm and field-programmable gate array(FPGA)is presented to realize the arbitrary ratio fractional frequency for the design of hobbing machine CNC system. The basic principle of this realization method determines the order to form a closer approximation to a straight line between two given points
which is usually used to draw lines on a computer screen
and applied for fractional frequency divider at arbitrary ratio in hardwere description language(HDL)on the FPGA. This new algorithm eliminates expensive multiplications and divisions as well as numerical scaling to integer-only arithmetic
so achieves high efficiency and good stability. Generic synthesizable Verilog-HDL design following this algorithm is simulated on Quartus II system and examined by synthesis examples on CNC system.
HU Chibing, TIAN Fangyong, JIANG Yancang. Application of the electrical gearbox in the hobbing non-circular gear[J]. Machinery Design & Manufacture, 2009(12): 79-81.
DINSDALE J, JONES P F, Thorneycroft M. The electronic gearbox-computer software replaces mechanical couplings[J]. CIRP Annals: Manufacturing Technology, 1982, 31(1): 247-249.
TIAN Hongli, SHI Shuo. Controllable arbitrary integer frequency divider based on VHDL[C]∥2009 International Joint Conference on Artificial Intelligence. Amsterdam, Netherlands: Artificial Intelligence, 2009: 691-694.
SEONCHEOL K, YOUNGSIK K. A fractional-NPLL frequency synthesizer design[C]∥Proceedings of the IEEE Southeast Conference 2005. Piscataway, NJ, USA: IEEE, 2005: 84-87.
TENG Fulin, LI Hongsheng, WEN Xiulan, et al. Research on influences on contour error and cutting efficiency from electrical gear-ratio[J]. Chinese Mechanical Engineering, 2012, 23(13): 1607-1610.
CHANG Xingwang, LI Xiaohui, WANG Yulan, et al. Design of decimal fraction frequency divider based on FPGA technology[J]. Journal of Electronic Measurement and Instrument, 2009(Supplement): 253-255.
FENG Yan, ZHOU Haidong, WU Ting, et al. A fractional-n frequency synthesizer for multi-mode positioning system receivers[J]. Journal of Xi'an Jiaotong University, 2011, 43(12): 35-39.
GU Liangling, ZHOU Nanquan. Research of frequency divider based on programmable logic device[J]. Procedia Environmental Sciences, 2011, 10: 820-824.
HU Xiaoping, LIN Yunfeng. Realization on decimal frequency divider based on FPGA and Quartus II[C]∥Communication in Computer and Information Science. Berlin, German: Springer, 2011: 350-356.
YIN Huibing, ZHANG Tao. The design of total digitized fractional frequency divider based on VHDL[J]. Science Technology and Engineering, 2006, 6(12): 1609-1611.
PREUBER T B, SPALLEK R G. Analysis of a fully-scalable digital fractional clock divider[C]∥International Conference on Application-specific Systems. Samos, Greece: Architectures and Processors, 2006: 133-177.
JACK E B. Algorithm for computer control of a digital plotter[J]. IBM Systems Journal, 1965, 4(1): 25-30.