A Parsing Architecture for Bidirectional Forwarding-Oriented High-Speed Packet

doi:10.7652/xjtuxb201302011

您当前的位置：

首页 >

文章列表页 >

A Parsing Architecture for Bidirectional Forwarding-Oriented High-Speed Packet

更新时间：2025-07-09

- A Parsing Architecture for Bidirectional Forwarding-Oriented High-Speed Packet
- Vol. 47, Issue 2, Pages: 63-68(2013)
- 作者机构：
  
  国家数字交换系统工程技术研究中心,郑州,450002
- 作者简介：
- 基金信息：
- DOI：10.7652/xjtuxb201302011
  CLC： TN914.42
- Online First：10 February 2013，
  
  Published：2013
- 稿件说明：
移动端阅览
A Parsing Architecture for Bidirectional Forwarding-Oriented High-Speed Packet[J]. 2013, 47(2): 63-68.
DOI：

A Parsing Architecture for Bidirectional Forwarding-Oriented High-Speed Packet[J]. 2013, 47(2): 63-68. DOI： 10.7652/xjtuxb201302011.

摘要

为进一步提升未来互联网体系结构的实验平台对转发报文高速灵活解析的能力

提出了一种面向转发的双向报文解析结构(BiPPAF)。该结构由以下2个方面构成:在协议的解析表达上

利用二叉trie树动态灵活的字符串组织方式

实现协议解析表达的可扩展; 在协议解析的处理上

采用硬件流水线通过高速流水的查表方式

实现协议解析的高性能。BiPPAF结构通过为每个网络接口建立协议二叉trie树实现接口独立的协议解析能力

并利用节点映射算法来完成流水线和二叉trie树之间的关联

能够均衡各级流水线上二叉trie树的节点数目优化存储空间的使用。仿真实验表明

与Packet Parsing方法相比

BiPPAF结构的协议处理速率提升了31%

而资源占用降低了64%。

Abstract

A parsing architecture for bidirectional forwarding packet(BiPPAF)is proposed to enhance the experimental platform ability of future Internet architecture with high-speed and flexible parsing forwarding packets

The proposed method is composed of two aspects: the dynamic string organization of a binary trie is used to express protocol parsing scalably on the parsing expression of the protocol; and the high-speed look-up table of a hardware pipeline is used to achieve high-performance protocol parsing on processing protocol parsing. A protocol binary trie is established for each network interface to provide independent interface protocol parsing

and a node mapping algorithm is used to establish the association between the pipeline and the binary trie and to optimize the use of storage space for a balanced binary trie in all pipeline stages. Simulated experiments and comparisons with the Packet Parsing show that the proposed method improves the protocol processing by 31%

and reduces the resource consumption by 64%.

关键词

Keywords

references

PAUL S, PAN J, JAIN R. Architectures for the future networks and the next generation Internet: a survey [J]. Computer Communications, 2011, 34(1): 2-42.

PAN Jianli, PAUL S, JAIN R, et al. A survey of the research on future Internet architectures [J]. IEEE Communications Magazine, 2011, 49(7): 26-36.

PALKOPOULOU E, SCHUPKE D, BAUSCHERT T. Shared backup router resources: realizing virtualized network resilience [J]. IEEE Communications Magazine, 2011, 49(5): 140-146.

蒋林涛. 未来互联网的承载网络 [J]. 中兴通讯技术, 2010, 16(2): 10-12.

JIANG Lintao. The bearer network of the future Internet [J]. ZTE Communications, 2010, 16(2): 10-12.

林闯, 贾子骁, 孟坤. 自适应的未来网络体系架构 [J]. 计算机学报, 2012, 35(6): 1077-1092. LIN Chuang, JIA Zixiao, MENG Kun. Research on adaptive future Internet architecture [J]. Chinese Journal of Computers, 2012, 35(6): 1077-1092.

XIE Gaogang, HE Pen, GUAN Hongtao, et al. PEARL: a programmable virtual router platform [J]. IEEE Communications Magazine,2011,49(7):71-77.

KOBIERSKY P, KORENEK J, POLCAK L. Packet header analysis and field extraction for multi-gigabit networks [C]∥Proceedings of the IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. Piscataway, NJ, USA: IEEE, 2009: 96-101.

KOZANITIS C, HUBER J, SINGH S, et al. Leaping multiple headers in a single bound: wire-speed parsing using the Kangaroo system [C]∥Proceedings of the 29th IEEE Conference on Computer Communications. Piscataway, NJ, USA: IEEE, 2010: 830-838.

ATTIG M, BREBNER G. 400 Gb/s programmable packet parsing on a single FPGA [C]∥Proceedings of the ACM/IEEE Symposium on Architectures for Networking and Communication Systems. Piscataway, NJ, USA: IEEE, 2011: 12-23.

BASU A, NARLIKAR G. Fast incremental updates for pipelined forwarding engines [C]∥Proceedings of IEEE INFOCOM Conference. Piscataway, NJ, USA: IEEE, 2003: 64-74.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Research and Design of 12 bit 100 MHz Pipelined Analog-to-Digital Converter

Low Power and High Speed Open-Loop Residue Amplifier for Pipelined Analog-to-Digital Converters

Prophet+: an Extended Multicore Simulator for Speculative Multithreading

Influence of Structural Parameters on the Summer Operational Characteristics of a Three-Tower-in-One Indirect Air-Cooling System

Electrothermal Coupling Research on the Evolutionary Law of Anti-Corona Performance for High-Altitude Air-Cooled Generators

Related Author

王小力 1

刘云涛 2

张鸿

陈贵灿

程军

贾华宇

宋少龙

赵银亮

Related Institution

VLSI Research Center, Xi'an Jiaotong University

School of Electronics and Information Engineering, Xi'an Jiaotong University

Department of Computer Science and Technology, Xi'an Jiaotong University

⁰