A Radix-8 complex divider with high performance and low power is designed. The complex divider architecture adopts the digit-recurrence algorithm and the prescaling technique of operands
and has an optimizing function
with which the prescaled operands are kept in redundant forms so that long carry propagation adders are saved. Moreover
combination of the real and imaginary parts of the internal quotient digits and optimization for hardware mapping based on the 6-input look-up table are made to improve the utilization of logic resources. The proposed design is then implemented on Stratix-II field programmable gate array. Simulation results and comparisons with the traditional structure show that the speed of the complex divider is increased by 44% and its hardware resources are reduced by 31%.
关键词
Keywords
references
XIANG Jianhong, GUO Lili, CHEN Ying,et al. Study of GPS adaptive antenna technology based on complex number AACA [C]∥Proceedings of IEEE International Conference on Wireless Communications, Networking and Mobile Computing. Piscataway,NJ, USA: IEEE, 2008: 1-4.
EDMAN F, OWALL V. Compact matrix inversion architecture using a single processing element [C]∥Proceedings of IEEE International Conference on Electronics, Circuits and Systems. Piscataway, NJ, USA: IEEE, 2005: 1-4.
VANDERSTEEN G. Comparison of arithmetic functions with respect to Boolean circuits [C]∥Proceedings of 58th ARFTG Conference Digest RF Measurements for a Wireless World. Piscataway, NJ, USA: IEEE, 2001: 466-470.
LIU Jie, WEAVER B, ZAKHAROV Y. FPGA implementation of multiplication-free complex division [J]. Electronic Letters, 2008,44(2): 95-96.
SMITH R. Algorithm 116: complex division [J]. Communications of the ACM, 1962, 5(8): 435.
ERCEGOVAC M, MULLER J. Design of a complex divider [C]∥Proceedings of SPIE on Advanced Signal Processing Algorithms, Architecture and Implementations XII. Bellingham, WA, USA: SPIE, 2004: 51-59.
ERCEGOVAC M, LANG T. Division and square root: digit-recurrence algorithms and implementations[M]. Bostons, MA,USA: Kluwer Academic Publishers, 1994.
LEWIS D. The Stratix-II logic and routing architecture[C]∥Proceedings of International Symposium on Field Programmable Gate Arrays. Piscataway, NJ, USA: IEEE, 2005: 14-20.
DE DINECHIN F, TISSERAND A. Multipartite table methods [J]. IEEE Transactions on Computers, 2005,54(3): 319-330.
WANG Dong, ERCEGOVAC M. Design and FPGA implementation of complex fixed-point dividers [EB/OL].(2009-03-25)[2009-04-01].http:∥fmdb. cs.ucla. edu/Treports/090032,pdf.