It is a very popular approach to use simulators to evaluate the performance and cost of different network-on-chips(NOCs)for determining the best network designs and configurations. Most of the traditional simulators are of single thread
which is a computational bottleneck of these simulators because single thread renders them cannot take advantages of new chip multiprocessors. A parallel NOC simulator
ParaNSim
is designed and implemented in this paper. The simulator supports large-scale NOC simulation
and can effectively reduce the simulation time for large-scale NOC simulation. Experimental result shows that the speedup of parallel simulation can reach 210% on average
and 250% the maximum.
关键词
Keywords
references
PALESI M, PATTI D, FAZZINO F. NOXIM [EB/OL]. [2011-02-25]. http:∥noxim.sourceforge.net.
DALLY W J, TOWLES B P. Principles and practices of interconnection networks [M]. San Francisco, USA: Morgan Kaufmann Publishing Inc., 2004: 521.
PUENTE V, GREGORIO J A, BEIVIDE R. SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems [C]∥Proceedings of Euromicro Workshop on Parallel, Distributed and Network-Based Processing. Washington DC, USA: IEEE Computer Society, 2002: 15-22.
FUJIMOTO R M. Parallel and distributed simulations systems [C]∥Proceedings of the 2001 Winter Simulation Conference. Washington, DC, USA: IEEE Computer Society, 2001: 147-157.
CHANDY K M, MISRA J. Distributed simulation: a case study in design and verification of distributed programs [J]. IEEE Transactions on Software Engineering, 1979, SE-5(5): 440-452.
VALIENT L G. A bridging model for parallel computation [J]. Communications of ACM, 1990, 33(8): 103-111.
JEFFERSON D R. Virtual time [J]. ACM Transactions on Programming Languages and Systems, 1985, 7(3): 404-425.
HUANG Kun, MA Ke, ZENG Hongbo, et al. A use-level simulator for tiled chip multiprocessor [J]. Journal of Software, 2008,19(4): 1069-1080.
UBAL R, SAHUQUILLO J, PETIT S, et al. Multi2Sim: a simulation framework to evaluate multicore multithreaded processors [C]. Proceedings of the 19th International Symposium on Computer Architecture and High Performance Computing. Washington DC, USA: IEEE Computer Society, 2007: 62-68.
PAI V S, RANGANATHAN P, ADVE S V. RSIM: an execution driven simulator for ILP-based shared-memory multiprocessors and uniprocessors [C]∥Proceedings of Third Workshop on Computer Architecture Education. Washington DC, USA: IEEE Computer Society, 1997: 32-38.
RENAU J, FRAGUELA B, TUCK W L J, et al. SESC simulator [EB/OL]. [2011-03-01]. http:∥sesc.sourceforge.net.