您当前的位置:
首页 >
文章列表页 >
ParaNSim: a Parallel Network-on-Chip Simulator
更新时间:2025-07-09
    • ParaNSim: a Parallel Network-on-Chip Simulator

    • Vol. 46, Issue 2, Pages: 24-30+82(2012)
    • CLC: TP302
    • Online First:10 February 2012

      Published:2012

    移动端阅览

  • ParaNSim: a Parallel Network-on-Chip Simulator[J]. 2012, 46(2): 24-30+82. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

4

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Fusion Strategy with Genetic and Ant Algorithms for Low-Power NoC Mapping
Construction of Embedded Mali GPU Simulator for OpenCL
A Dynamic Mapping Algorithm for Network-on-Chip Based on Cluster
Turbulent Kinetic Energy Dissipation Mechanism of Supercritical Carbon Dioxide Leakage Flow in a Scallop Bionic Seal Cavity
Numerical Simulation of the Energy Conversion Process in Thermoacoustic Engines with Different Stack Materials

Related Author

任向隆
安建峰
高德远
樊晓桠
崔继岳
梅魁志
刘冬冬
李博良

Related Institution

School of Computer Science and Engineering, Northwestern Polytechnical University
School of Electronics and Information Engineering, Xi'an Jiaotong University
国家数字交换系统工程技术研究中心
0