To solve the problem that assignment inconsistence leads to failure of test generation in traditional algorithms
a novel method is developed to identify the correct paths for propagating fault effects by assignment inconsistence and ensure that every test generation is successful. In the method
the rules that dominate the fault propagation are summarized through analyzing fault propagation functions
namely
the faults propagation not only is constrained by line justification
but also depends on the topologies of the sensitized paths. It is found that the assignment inconsistence caused by the line justification and implication is helpful for creating sensitized paths. Moreover
the concept and analyzing method of self-masking and other-masking are presented. The proposed method can generate simplified test patterns with high fault coverage
and can detect multiple faults as many as possible. Experimental results based on ISCAS85 benchmark show that the length of test data and coverage of the proposed method are superior to those of existing methods available.
关键词
Keywords
references
Lingappan L, Ravi S, Jha N K. Satisfiability-based test generation for nonseparable RTL controller-datapath circuits [J]. IEEE Trans on CAD, 2006, 25(3): 544-557.
Mourad S. Principle of testing electronic systems [M]. New York: John Wiley Sons, Inc., 2000.
Bushnell L M, Vishwani D A. Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits [M]. Dordrecht, Netherlands: Kluwer Academic Publishers, 2000.
Amyeen M E, Fuchs W K, Pomeranz I, et al. Fault equivalence identification in combinational circuits using implication and evaluation techniques [J]. IEEE Trans on CAD, 2003, 22(7): 922-936.
Dwarakanath K N, Blanton R D. Exploiting dominance and equivalence using fault tuples [C]∥Proc 20th IEEE VLSI Test Symposium. Los Alamitos, USA: IEEE CS Press, 2002:269-274.
Stephan P, Brayton R, Sangiovanni A. Combinational test generation using satisfiability [J]. IEEE Trans on CAD, 1996, 15(8):1167-1176.
Junhao S, Görschwin F, Drechsler R, et al. PASSAT: efficient SAT-based test pattern generation for industrial circuits [C]∥Proc IEEE Computer Society Annual Symposium on VLSI. Los Alamitos, USA: IEEE CS Press, 2005: 212-217.
Yang K, Cheng K T, Wang L C. TranGen: a SAT-based ATPG for path-oriented transition faults [C]∥IEEE Proc ASP-DAC 2004. Los Alamitos, USA: IEEE CS Press, 2004: 92-97.
Kameshwar C, Michael S H. Decision selection and learning for an ‘all-solutions ATPG engine [C]∥Proceedings of International Test Conference. Los Alamitos, USA: IEEE CS Press, 2004: 607-616.
Lintao Z, Madigan C F, Moskewicz M H, et al. Efficient conflict driven learning in a Boolean satisfiability solver [C]∥IEEE/ACM International Conference on Computer Aided Design. Los Alamitos, USA: IEEE CS Press, 2001: 279-285.
Sheng S, Hsiao M S. Success-driven learning in ATPG for preimage computation [J]. IEEE Design Test of Computers, 2004, 21(6): 504-512.