Fault Collapsing Efficiency Improvement in Digital Circuits with Implication and Topological Information

胡晓菁; 宋政湘; 王建华; 耿英三; 申望

您当前的位置：

首页 >

文章列表页 >

Fault Collapsing Efficiency Improvement in Digital Circuits with Implication and Topological Information

更新时间：2025-12-08

- Fault Collapsing Efficiency Improvement in Digital Circuits with Implication and Topological Information
- Vol. 42, Issue 8, Pages: 958-962(2008)
- 作者机构：
  
  西安交通大学电力设备电气绝缘国家重点实验室,西安,710049
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN407;TP391.7
- Online First：10 August 2008，
  
  Published：2008
- 稿件说明：
移动端阅览
胡晓菁, 宋政湘, 王建华, et al. Fault Collapsing Efficiency Improvement in Digital Circuits with Implication and Topological Information[J]. 2008, 42(8): 958-962.
DOI：

胡晓菁, 宋政湘, 王建华, et al. Fault Collapsing Efficiency Improvement in Digital Circuits with Implication and Topological Information[J]. 2008, 42(8): 958-962. DOI：

摘要

为提高数字电路故障诊断的效率

针对传统故障压缩算法的压缩率不高、计算复杂的问题

提出新的解决方法.与传统方法不同

该方法通过对故障检测函数的分析得出决定电路中特殊结构的故障关系规律.首先利用电路蕴涵信息推导出电路中节点与其支配点之间故障等价与支配关系

随后总结出具有重汇聚扇出源与其分支之间故障关系的规律

故障关系与扇出分支的反向奇偶特性密切相关

并且受重汇聚节点逻辑功能影响

进而发展为运用电路蕴涵及拓扑信息来压缩故障的方法.基于ISCAS85 Benchmark 的实验结果表明

该方法可有效判断出电路中可测故障的等价与支配关系

并且实现简单

计算量较小.

Abstract

To improve the efficiency of fault diagnosis in digital circuits

a novel method is proposed to solve inefficient compacting and complex computing in the traditional algorithms. Compared with traditional method

the rules that determine fault relations in special structure are summarized by analyzing fault detect function. The equivalence and dominance fault between node and its dominator with implications are identified

then the fault equivalence and dominance rule for reconvergent fan-out stem and branches is also found out

which is not only depended on topological structure in circuit

namely

inversion parity of branches

but also influenced by logic function of reconvergent point. Moreover

the fault collapsing method using implication and topological information is presented. The experimental results based on ISCAS85 benchmark show that this method enables to identify equivalence and dominance fault in circuit effectively with a slight computation task.

关键词

Keywords

references

ABRAMOVICI M, BREUER M A, FRIEDMAN A D. Digital systems testing and testable design [M]. New York, USA: Computer Science, 1990.

BUSHNELL M L, AGRAWAL V D. Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits[M]. Boston, MA, USA: Kluwer Academic Publishers, 2000.

ABRAMOVICI M, MILLER D T, ROY R K. Dynamic redundancy identification in automatic test generation [J]. IEEE Transactions on Computer-Aided Design, 1992, 11(3): 404-407.

McCLUSKEY E J, CLEGG F W. Fault equivalence in combinational logic networks [J]. IEEE Transactions on Computer, 1971, 20(11): 1286-1293.

GOUNDAN A, HAYES J P. Identification of equivalent faults in logic networks [J]. IEEE Transactions on Computer, 1980, 29(11): 978-985.

ROY B K. Diagnosis and fault equivalences in combinational circuits [J]. IEEE Transactions on Computer, 1974, 23(9): 955-963.

AMYEEN M E, FUCHS W K, POMERANZ I, et al. Fault equivalence identification in combinational circuits using implication and evaluation techniques[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(7):922-936.

HARTANTO I, BOPPANA V, FUCHS W K. Diagnostic fault equivalence identification using redundancy information structural analysis[C]∥Proceedings of International Test Conference. Altoona, USA: IEEE Computer Science Society Press, 1996: 294-302.

LIOY A. Looking for functional fault equivalence[C]∥Proceedings of International Test Conference. Altoona, USA: IEEE Computer Science Society Press, 1991: 858-863.

LIOY A. Advanced fault collapsing [J]. IEEE Design Test of Computers, 1992, 9(1): 64-71.

CHEN J E, LEE C L, SHEN W Z, et al. Fanout fault analysis for digital logic circuits[C]∥Proceedings of the Fourth Asian Test Symposium. Los Alamitos, USA: IEEE Computer Science Society Press, 1995: 33-39.

KIRKLAND T, MERCER M R. A topological search algorithm for ATPG[C]∥Proceedings of the IEEE/ACM Design Automation. Los Alamitos, USA: IEEE Computer Science Society Press, 1987: 502-508.

SCHULZ M H, TRISCHLER E, SARFERT T M. SOCRATES: a highly efficient automatic test pattern generation system [J].IEEE Transactions on Computer-Aided Design, 1988, 7(1): 126-137.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Construction and Application of Multi-Agent Large Language Model for Power Transformer Fault Diagnosis

Dual-Wavelet Dictionary Based Feature Extraction Method for Compound Faults in Gearboxes

Study on the Interpretability of One-Dimensional Convolutional Neural Networks in Mechanical Fault Feature Extraction

Application of Mayfly Algorithm Optimized Dual-Channel Network in Gearbox Fault Diagnosis

Application of Interpretable Convolutional Neural Network Enabled by Bi-Damped Wavelets in Bearing Fault Diagnosis

Related Author

LIN Jinshan

LI Yuan

FANG Qixuan

LIU Zhihao

LI Chunpeng

ZHANG Guanjun

WANG Xiangdong

LIU Qiang

Related Institution

西安交通大学电气工程学院，710049，西安School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China

College of Hydraulic & Environmental Engineering, China Three Gorges University

China Yangtze Power Co., Ltd.

College of Mechanical and Power Engineering, China Three Gorges University

Hubei Key Laboratory of Hydroelectric Machinery Design and Maintenance, China Three Gorges University

⁰