A Novel Architecture of High-Order Two-Channel Time-Interleaved ΣΔ Modulator

杨骁; 陈贵灿; 程军; 徐晓云

您当前的位置：

首页 >

文章列表页 >

A Novel Architecture of High-Order Two-Channel Time-Interleaved ΣΔ Modulator

更新时间：2025-12-08

- A Novel Architecture of High-Order Two-Channel Time-Interleaved ΣΔ Modulator
- Vol. 42, Issue 8, Pages: 996-1000(2008)
- 作者机构：
  
  西安交通大学电子与信息工程学院,西安,710049
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN432
- Online First：10 August 2008，
  
  Published：2008
- 稿件说明：
移动端阅览
杨骁, 陈贵灿, 程军, et al. A Novel Architecture of High-Order Two-Channel Time-Interleaved ΣΔ Modulator[J]. 2008, 42(8): 996-1000.
DOI：

杨骁, 陈贵灿, 程军, et al. A Novel Architecture of High-Order Two-Channel Time-Interleaved ΣΔ Modulator[J]. 2008, 42(8): 996-1000. DOI：

摘要

为了减小两通道时间交织ΣΔ调制器中通道之间系数失配引起的折叠噪声

提出了一种新型的高阶两通道时间交织ΣΔ调制器的系统结构.通过在传统噪声传递函数(NTF)中增加一个奈奎斯特频率处的零点

得到了一种新的NTF.新增的零点减小了NTF在高频处的幅值

从而能够减小两通道时间交织调制器结构中由于系数失配引起的折叠噪声.以实现新NTF的单通道单环4阶3 位前馈分布型ΣΔ调制器结构为原型

利用多抽样率系统和块数字滤波器基本原理

得到其对应的两通道时间交织系统结构.在两个通道的系数存在1%的失配条件下

调制器的信号噪声失真比只降低了3.1 dB

这表明系数失配对该调制器的性能影响很小.

Abstract

To alleviate the folded noise due to coefficient mismatches between the two channels in two-channel time-interleaved(TI)ΣΔ modulators

a novel architecture of high-order two-channel time-interleaved ΣΔ modulator is proposed. By adding a zero to the Nyquist frequency in the conventional noise transfer function(NTF)

a new type of NTF is obtained. The amount of the folded noise can be reduced because the amplitude of the new NTF at high frequencies is reduced by the added zero. A single-channel single-loop fourth-order 3-bit distributed feedforward ΣΔ modulator is proposed to implement the new NTF. The architecture of the two-channel TI ΣΔ modulator is derived from the single-channel modulator based on the theory of multirate system and block digital filter. The degradation of the signal-to-noise-plus-distortion ratio of the proposed modulator is only 3.1 dB with 1% coefficient mismatches

which shows that the proposed architecture is insensitive to coefficient mismatches.

关键词

Keywords

references

BALMELLI P, HUANG Q. A 25 MS/s 14-b 200-mW sigma delta modulator in 0.18 μm CMOS [J]. IEEE J Solid-State Circuits, 2004, 39(12):2161-2169.

GUPTA S, CHOI M, INERFIELD M, WANG J B. A 1GS/s 11b time-interleaved ADC in 0.13μm CMOS [J]. IEEE J Solid-State Circuits, 2006, 41(12): 2650-2657.

KHOINI-POORFARD R, LIM L B, JOHNS D A. Time-interleaved oversampling A/D converters: theory and practice [J]. IEEE Trans Circuits and Systems: II, 1997, 44(8): 634-645.

KOZAK M, KALE I. Novel topologies for time-interleaved delta-sigma modulators [J]. IEEE Trans Circuits and Systems:II, 2000, 47(7): 639-654.

LEE Z M, WANG C Y, WU J T. A CMOS 15-bit 125-MS/s time-interleaved ADC with digital back-ground calibration [J]. IEEE J Solid-State Circuits, 2007, 42(10): 2149-2160.

KUROSAWA N, KOBAYASHI H, MARUYAMA K et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems [J]. IEEE Trans Circuits and Systems:I, 2001, 48(3): 261-271.

KHOINI-POORFARD R, JOHNS D A. Mismatch effects in time-interleaved oversampling converters [C]∥IEEE Int Symp Circuits Syst. Piscataway, NJ,USA: IEEE, 1994: 5429-5432.

FERRAGINA V, FORNASARI A, GATTI U, et al. Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators [J]. IEEE Trans Circuits and Systems:I, 2004, 51(12): 2365-2373.

KYE-SHIN L, MALOBERTI F. Time-interleaved sigma-delta modulator using output prediction scheme [J]. IEEE Trans Circuits and Systems:II, 2004, 51(10): 537-541.

VAIDYANATHAN P P. Multirate digital filters, filter banks, polyphase and applications: a tutorial [J]. IEEE Trans Signal Processing, 1990, 78(1): 3591-3596.

陶然,张惠云,王越. 多抽样率数字信号处理理论及其应用[M].北京:清华大学出版社, 2007.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Numerical Simulation of Heat-Moisture Barrier Performance of a Horizontal Air Curtain in Cold Storage

Influence of Structural Parameters on the Summer Operational Characteristics of a Three-Tower-in-One Indirect Air-Cooling System

Review of the Application of EBSILON Software in Combined Heat and Power System Optimization

I/O Performance Modeling and Prediction Method for Large-Scale Parallel Applications Using Machine Learning

Study on the Thermodynamic Properties in the Anomalous Region of Supercritical Water

Related Author

No data

Related Institution

No data

⁰