Prophet+: an Extended Multicore Simulator for Speculative Multithreading

您当前的位置：

首页 >

文章列表页 >

Prophet+: an Extended Multicore Simulator for Speculative Multithreading

更新时间：2025-07-09

- Prophet+: an Extended Multicore Simulator for Speculative Multithreading
- Vol. 44, Issue 10, Pages: 13-17+35(2010)
- 作者机构：
  
  西安交通大学计算机科学与技术系,西安,710049
- 作者简介：
- 基金信息：
- DOI：
  CLC： TP302
- Online First：10 October 2010，
  
  Published：2010
- 稿件说明：
移动端阅览
Prophet+: an Extended Multicore Simulator for Speculative Multithreading[J]. 2010, 44(10): 13-17+35.
DOI：

Prophet+: an Extended Multicore Simulator for Speculative Multithreading[J]. 2010, 44(10): 13-17+35. DOI：

摘要

推测多线程技术是软硬件协同开发非规则应用程序的线程级并行性的有效方法.通过体系结构对推测并行执行模式的支持

编译器产生推测多线程目标代码实现自动并行化加速.文中针对硬件平台如何有效支持程序运行过程的分析及测试

提出了一种支持推测并行执行模式的超标量流水线结构和一种基于独立栈的运行时内存空间管理方法.通过对Prophet模拟器扩展实现

并经Olden基准程序测试表明

扩展后的Prophet+在保持Prophet模拟器性能的前提下

提高了模拟器的精度和灵活性.

Abstract

Speculative multi-threading(SpMT)is an effective approach to exploit thread level parallelism of irregular programs based on co-design of hardware and software. SpMT compilers generate SpMT target code from sequential source codes

and give acceleration on multi-core architecture with the support of special SpMT execution model. A superscalar pipeline structure for SpMT execution model and a runtime memory management approach

named independent stack

is presented for hardware platform to effectively support empirical study and performance evaluation of SpMT programs. The implementation of Prophet Simulator is extended and is evaluated using Olden benchmark. Results show that the extended Prophet improves the accuracy and flexibility

while maintains the performance of Prophet.

关键词

Keywords

references

BRIAN A, RUDOLF E. Application of automatic parallelization to modern challenges of scientific computing industries[C]∥Proceedings of the 37th International Conference on Parallel Processing. Piscataway, NJ, USA: IEEE, 2008:279-286.

ARMSTRONG B, EIGENMANN R. Challenges in the automatic parallelization of large-scale computational applications[C]∥Proceedings of SPIE/ITCOM 2001. Bellingham, WA, USA: SPIE, 2001:50-60.

TIAN C, FENG M, NAGARAJAN V, et al. Copy or discard execution model for speculative parallelization on multicores[C]. Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture. Piscataway,NJ,USA:IEEE,2008,330-341.

OHSAWA T, TAKAGI M, KAWAHARA S, et al. Pinot:speculative multi-threading processor architecture exploiting parallelism over a wide range of granularities[C]∥Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture. Piscataway,NJ,USA:IEEE, 2005,81-92.

MADRILES C, QUINONES C, SANCHEZ J, et al. Mitosis: a speculative multithreaded processor based on precomputation slices [J]. IEEE Transactions on Parallel and Distributed Systems, 2008, 19(7):914-925.

DONG Zhaoyu, ZHAO Yinliang, WEI Yuanke, et al. Prophet: a speculative multi-threading execution model with architectural support based on CMP[C]∥Proceedings of the 2009 International Conference on Scalable Computing and Communications. Piscataway,NJ,USA:IEEE, 2009,103-108.

ZIER D, LEE B. Performance evaluation of dynamic speculative multithreading with the cascadia architecture[J]. IEEE Transactions on Parallel and Distributed Systems, 2010,21(1):47-59.

SWEETMAN D. See MIPS run[M]. San Francisco, CA, USA:Morgan Kaufmann Publishers, 2007.

GAEKE B R. VMIPS Project [EB/OL]. [2008-01-24]. http:∥www.dgate.org/VMIPS.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Research and Design of 12 bit 100 MHz Pipelined Analog-to-Digital Converter

Errors Analysis of Rendezvous and Docking Training Simulation

Low Power and High Speed Open-Loop Residue Amplifier for Pipelined Analog-to-Digital Converters

A Parsing Architecture for Bidirectional Forwarding-Oriented High-Speed Packet

Diffusion Characteristics and Influencing Factors in Case of Hydrogen Leakage from Fuel Cell Vehicles Running in Tunnels

Related Author

王小力 1

刘云涛 2

晁建刚 1

沈钧毅 1

徐晓静 2

张鸿

陈贵灿

Related Institution

VLSI Research Center, Xi'an Jiaotong University

School of Electronics and Information Engineering, Xi'an Jiaotong University

China Astronaut Research and Training Center

National Digital Switching System Engineering and Technological Center

⁰