Flash translation layer(FTL)is the key technique of flash-based SSD. There are many productions of SSD
but their detailed design and implementation are kept as a secret. A customizable and modular FTL design is presented in detail which divides the FTL design into several different parts and supplies an interface to make modification for special applications. A file system is employed to simulate a flash memory array
and the FTL design is implemented on the simulator to form a complete simulator of SSD
which provides a platform for users who make researches on algorithms and mechanisms of FTL and on applications based on SSD. The properties of the FTL design are evaluated through experiments and analyzing.
关键词
Keywords
references
AGRAWAL N, PRABHAKARAN V, WOBBER T, et al. Design tradeoffs for SSD performance [C]∥ Proceedings of the 2008 USENIX Technical Conference. Berkeley, USA: USENIX, 2008:57-70.
DIRIK C, JACOB B. The performance of PC solid-state disks(SSDs)as a function of bandwidth, concurrency, device architecture, and system organization [C]∥ Proceedings of ISCA'09. New York, USA: ACM, 2009:279-289.
CHEN Feng, DAVID A K, ZHANG Xiaodong. Understanding intrinsic characteristics and system implications of flash memory based solid state drives[C]∥ Proceedings of 2009 ACM SIGMETRICS conference on Measurement and Modeling of computer systems. New York, USA: ACM, 2009:181-192.
GAL E, TOLEDO S. Algorithms and data structures for flash memories[J]. ACM Computing Survey,2005, 37(2):138-163.
GUPTA A, KIM Y, URGAONKAR B. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings[C]∥ Proceedings of ASPLOS'09. New York,USA: ACM, 2009:229-240.
KIM J, KIM J M, NOH S H, et al. A space-efficient flash translation layer for CompactFlash systems[J]. IEEE Transactions on Consumer Electronics,2002, 48(2):366-375.
LEE S W, PARK D J, CHUNG T S,et al. A log buffer-based flash translation layer using fully-associative sector translation.[J/OL]∥ Transactions on Embedded Computing Systems, 2007,6(3).[2010-01-09].http:∥portal.acm.org/citation. cfm?id=1275986.1275990.
LEE S, SHIN D, KIM Y J, et al. Last: locality-aware sector translation for NAND flash memory-based storage systems [J]. SIGOPS Oper Syst Rev, 2008, 42(6):36-42.
BIRRELL A,ISARD M, THACKER C, et al. A design for high-performance flash disks [J]. SIGOPS Oper Syst Rev, 2007,41(2):88-93.
CHANG Lipin, KUO Teiwei. An adaptive stripping architecture for flash memory storage systems of embedded systems [C]∥ Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium. Piscataway, NJ, USA: IEEE, 2002:187-196.