A Compensation Method of Quantizing Error and Its Circuits Implementation for Fixed-Width Multiplier

您当前的位置：

首页 >

文章列表页 >

A Compensation Method of Quantizing Error and Its Circuits Implementation for Fixed-Width Multiplier

更新时间：2025-07-09

- A Compensation Method of Quantizing Error and Its Circuits Implementation for Fixed-Width Multiplier
- Vol. 45, Issue 12, Pages: 75-81(2011)
- 作者机构：
  
  西安交通大学电子与信息工程学院,西安,710049
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN495
- Online First：10 December 2011，
  
  Published：2011
- 稿件说明：
移动端阅览
A Compensation Method of Quantizing Error and Its Circuits Implementation for Fixed-Width Multiplier[J]. 2011, 45(12): 75-81.
DOI：

A Compensation Method of Quantizing Error and Its Circuits Implementation for Fixed-Width Multiplier[J]. 2011, 45(12): 75-81. DOI：

摘要

为了减小乘法器量化噪声对认知无线电信道检测性能的影响并节省芯片面积

提出一种高精度的固定位宽基-4 Booth(FBB-4B)乘法器结构. 该乘法器的截断部分被分为保留、自适应补偿和常数补偿3部分.常数补偿部分的量化误差补偿值合并到自适应补偿部分

根据自适应补偿部分进位状态的编码产生自适应量化误差补偿值

并设计了补偿进位生成电路. 相较于截断部分全部采用自适应补偿的乘法器

FBB-4B乘法器的自适应补偿部分所包含的部分积位数较少

使得自适应补偿部分的量化误差减小

从而提高了该乘法器的精度.仿真实验表明

FBB-4B乘法器的精度比其他同类乘法器的精度提高了约13%

比理想基-4 Booth乘法器的面积减少了30%左右.

Abstract

A high accuracy fixed-width base-4 Booth(FBB-4B)multiplier is proposed to reduce the effect stemmed form the quantizing noise of multipliers on the channels detecting of Cognitive Radios and to save the area of a chip. The truncated partial-product in the FBB-4B multiplier is divided into three sections: reserved section

adaptive compensation section and constant compensation section. The compensation value of quantizing error(VQER)derived from the constant compensation section is incorporated into the adaptive compensation section

and the VQER of the adaptive compensation section is generated by the encoding of carry states in adaptive compensation section. The circuits for generating the compensation carry bits are then designed. Compared with the multipliers which all truncated partial-product bits are used for adaptive compensation

the adaptive partial-product bits in the FBB-4B multiplier are reduced

so that the error of the adaptive compensation is decreased

and the accuracy of the fixed-width multiplier is improved. Simulation results show that the quantizing accuracy of the FBB-4B multiplier is increased about 13% compared with the existing methods

and it saves up to 30% area compared with the ideal base-4 Booth multipliers.

关键词

Keywords

references

JOU J M, KUANG S R, CHEN R D. Design of low-error fixed-width multipliers for DSP applications [J]. IEEE Transactions on Circuits and Systems: II Analog and Digital Signal Processing, 1999, 46(6): 836-842.

JON S J, WANG Hui-Hsuan. Fixed-width multiplier for DSP application [C]∥Proceedings of International Conference on Computer Design. Los Alamitos, CA, USA: IEEE Computer Society, 2000: 318-322.

孙凌,杨明武. 定宽截断式并行乘法器的实现研究 [J]. 中国集成电路, 2007, 16(12): 67-70.

SUN Ling,YANG Mingwu. Design of low-error two's-complement fixed-width parallel multipliers [J]. China Integrated Circuit, 2007, 16(12): 67-70.

CHEN Yuan-Ho, CHANG Tsin-Yuan, JOU Ruei-Yuan. A statistical error-compensated booth multipliers and its DCT applications [C]∥Proceedings of IEEE Region 10 Annual International Conference. Piscataway, NJ,USA: IEEE, 2010: 1146-1149.

SCHULTE M J, SWARTZLANDER E E. Truncated multiplication with correction constant [C]∥Proceedings of IEEE Workshop on VLSI Signal Processing. Piscataway, NJ, USA: IEEE, 1993: 388-396.

KING E J, SWARTZLANDER E E. Data-dependent truncated scheme for parallel multiplication [C]∥Proceedings of the Thirty-First Asilomar Conference on Signals, Systems Computers. Piscataway, NJ, USA: IEEE, 1997: 1178-1182.

STINE J E, DUVERNE O M. Variations on truncated multiplication [C]∥Proceedings of the Euromicro Symposium on Digital System Design. Los Alamitos,USA: IEEE Computer Society, 2003: 112-119.

VAN Lan-Da, YANG Chih-Chyau. Generalized low-error area-efficient fixed-width multipliers [J]. IEEE Transactions on Circuits and Systems: I Regular Papers, 2005, 52(8): 1608-1619.

NICOLA P, DAVIDE D C, VALERIA G, et al. Truncated binary multipliers with variable correction and minimum mean square error [J]. IEEE Transactions on Circuits and Systems: I Regular Papers, 2010, 57(6): 1312-1325.

SONG Min-An, VAN Lan-Da, KUO Sy-Yen. Adaptive low-error fixed-width booth multipliers [J]. IEICE Trans Fundamentals, 2007, E90-A(6): 1180-1187.

CHO K J, LEE K C, CHUNG J G, et al. Design of low-error fixed-width modified booth multiplier [J]. IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 2004, 12(5): 522-531.

WANG Jiun-Ping, KUANG S R, LIANG S C. High-accuracy fixed-width modified booth multipliers for lossy applications [J]. IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 2010, 19(1): 52-60.

MACSORLEY O L. High-speed arithmetic in binary computers [J]. Proceedings of the IRE, 1961, 49(1): 67-91.

BEWICK G W. Fast multiplication: algorithms and implementation [D]. Stanford, CA, USA: Stanford University, 1994.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Numerical Simulation of the Energy Conversion Process in Thermoacoustic Engines with Different Stack Materials

Mechanism and Optimal Control Strategy for Hysteresis in Rapid Dehumidification Response of Indirect Thermal Systems in Electric Vehicles

Bi-Level Multi-Obj ective Optimization of a Wind-Solar Coupled Hydrogen Production System Based on the Synergy of Hybrid Electrolyzer Arrays

I/O Performance Modeling and Prediction Method for Large-Scale Parallel Applications Using Machine Learning

Influence of Structural Parameters on the Summer Operational Characteristics of a Three-Tower-in-One Indirect Air-Cooling System

Related Author

No data

Related Institution

No data

⁰